

================================================================
== Vitis HLS Report for 'read_task'
================================================================
* Date:           Sun Feb 23 14:49:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir1
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+-------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                     Pipeline                    |
    |   min   |   max   |    min    |    max   | min |  max |                       Type                      |
    +---------+---------+-----------+----------+-----+------+-------------------------------------------------+
    |        2|     1077|  10.000 ns|  5.385 us|   73|  1073|  loop auto-rewind stp (delay=72 clock cycles(s))|
    +---------+---------+-----------+----------+-----+------+-------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_43_1  |        0|     1075|        77|          1|          1|  0 ~ 1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 77


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 1
  Pipeline-0 : II = 1, D = 77, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 80 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [fir.cpp:43]   --->   Operation 81 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N"   --->   Operation 82 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 83 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_4, i32 0, i32 0, void @empty_3, i32 64, i32 125, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.01ns)   --->   "%icmp_ln43 = icmp_sgt  i32 %N_read, i32 0" [fir.cpp:43]   --->   Operation 85 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %N_read, i32 3, i32 30" [fir.cpp:43]   --->   Operation 86 'partselect' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.32ns)   --->   "%empty_50 = select i1 %icmp_ln43, i28 %trunc_ln43_1, i28 0" [fir.cpp:43]   --->   Operation 87 'select' 'empty_50' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i28 %empty_50" [fir.cpp:43]   --->   Operation 88 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln43 = store i31 0, i31 %i" [fir.cpp:43]   --->   Operation 89 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln0 = store i224 0, i224 %shiftreg"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [fir.cpp:43]   --->   Operation 91 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [fir.cpp:43]   --->   Operation 92 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%first_iter_0 = icmp_eq  i31 %i_2, i31 0" [fir.cpp:43]   --->   Operation 93 'icmp' 'first_iter_0' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i31 %i_2" [fir.cpp:43]   --->   Operation 94 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.01ns)   --->   "%icmp_ln43_1 = icmp_slt  i32 %zext_ln43_3, i32 %N_read" [fir.cpp:43]   --->   Operation 95 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43_1, void %for.end.loopexit, void %new.body.for.inc" [fir.cpp:43]   --->   Operation 96 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [fir.cpp:43]   --->   Operation 97 'br' 'br_ln43' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%add_ln43 = add i31 %i_2, i31 1" [fir.cpp:43]   --->   Operation 98 'add' 'add_ln43' <Predicate = (icmp_ln43_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln43 = store i31 %add_ln43, i31 %i" [fir.cpp:43]   --->   Operation 99 'store' 'store_ln43' <Predicate = (icmp_ln43_1)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %in_read, i32 5, i32 63" [fir.cpp:43]   --->   Operation 100 'partselect' 'trunc_ln' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i59 %trunc_ln" [fir.cpp:43]   --->   Operation 101 'sext' 'sext_ln43' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i256 %gmem, i64 %sext_ln43" [fir.cpp:43]   --->   Operation 102 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_2 : Operation 103 [71/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 103 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 104 [70/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 104 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 105 [69/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 105 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 106 [68/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 106 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 107 [67/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 107 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 108 [66/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 108 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 109 [65/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 109 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 110 [64/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 110 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 111 [63/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 111 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 112 [62/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 112 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 113 [61/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 113 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 114 [60/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 114 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 115 [59/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 115 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 116 [58/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 116 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 117 [57/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 117 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 118 [56/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 118 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 119 [55/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 119 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 120 [54/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 120 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.65>
ST_20 : Operation 121 [53/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 121 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.65>
ST_21 : Operation 122 [52/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 122 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.65>
ST_22 : Operation 123 [51/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 123 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 124 [50/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 124 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 125 [49/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 125 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.65>
ST_25 : Operation 126 [48/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 126 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 3.65>
ST_26 : Operation 127 [47/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 127 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 3.65>
ST_27 : Operation 128 [46/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 128 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 3.65>
ST_28 : Operation 129 [45/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 129 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 3.65>
ST_29 : Operation 130 [44/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 130 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.65>
ST_30 : Operation 131 [43/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 131 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 3.65>
ST_31 : Operation 132 [42/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 132 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 3.65>
ST_32 : Operation 133 [41/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 133 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 3.65>
ST_33 : Operation 134 [40/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 134 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 3.65>
ST_34 : Operation 135 [39/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 135 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 3.65>
ST_35 : Operation 136 [38/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 136 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 3.65>
ST_36 : Operation 137 [37/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 137 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 3.65>
ST_37 : Operation 138 [36/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 138 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 3.65>
ST_38 : Operation 139 [35/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 139 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 3.65>
ST_39 : Operation 140 [34/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 140 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 3.65>
ST_40 : Operation 141 [33/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 141 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 3.65>
ST_41 : Operation 142 [32/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 142 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 3.65>
ST_42 : Operation 143 [31/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 143 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 3.65>
ST_43 : Operation 144 [30/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 144 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 3.65>
ST_44 : Operation 145 [29/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 145 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 3.65>
ST_45 : Operation 146 [28/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 146 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 3.65>
ST_46 : Operation 147 [27/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 147 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 3.65>
ST_47 : Operation 148 [26/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 148 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 3.65>
ST_48 : Operation 149 [25/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 149 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 3.65>
ST_49 : Operation 150 [24/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 150 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 3.65>
ST_50 : Operation 151 [23/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 151 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 3.65>
ST_51 : Operation 152 [22/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 152 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 3.65>
ST_52 : Operation 153 [21/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 153 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 3.65>
ST_53 : Operation 154 [20/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 154 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 3.65>
ST_54 : Operation 155 [19/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 155 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 3.65>
ST_55 : Operation 156 [18/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 156 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 3.65>
ST_56 : Operation 157 [17/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 157 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 3.65>
ST_57 : Operation 158 [16/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 158 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 3.65>
ST_58 : Operation 159 [15/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 159 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 3.65>
ST_59 : Operation 160 [14/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 160 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 3.65>
ST_60 : Operation 161 [13/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 161 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 3.65>
ST_61 : Operation 162 [12/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 162 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 3.65>
ST_62 : Operation 163 [11/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 163 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 3.65>
ST_63 : Operation 164 [10/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 164 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 3.65>
ST_64 : Operation 165 [9/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 165 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 3.65>
ST_65 : Operation 166 [8/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 166 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 3.65>
ST_66 : Operation 167 [7/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 167 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 3.65>
ST_67 : Operation 168 [6/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 168 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 3.65>
ST_68 : Operation 169 [5/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 169 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 3.65>
ST_69 : Operation 170 [4/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 170 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 3.65>
ST_70 : Operation 171 [3/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 171 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 3.65>
ST_71 : Operation 172 [2/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 172 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 3.65>
ST_72 : Operation 173 [1/71] (3.65ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43" [fir.cpp:43]   --->   Operation 173 'readreq' 'empty_51' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc.split" [fir.cpp:43]   --->   Operation 174 'br' 'br_ln43' <Predicate = (icmp_ln43_1 & first_iter_0)> <Delay = 0.00>
ST_72 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %i_2" [fir.cpp:43]   --->   Operation 175 'trunc' 'trunc_ln43' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_72 : Operation 176 [1/1] (0.67ns)   --->   "%icmp_ln47 = icmp_eq  i3 %trunc_ln43, i3 0" [fir.cpp:47]   --->   Operation 176 'icmp' 'icmp_ln47' <Predicate = (icmp_ln43_1)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.65>
ST_73 : Operation 177 [1/1] (3.65ns)   --->   "%gmem_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %gmem_addr" [fir.cpp:47]   --->   Operation 177 'read' 'gmem_addr_read' <Predicate = (icmp_ln43_1 & icmp_ln47)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.73>
ST_74 : Operation 178 [1/1] (0.00ns)   --->   "%shiftreg_load = load i224 %shiftreg" [fir.cpp:43]   --->   Operation 178 'load' 'shiftreg_load' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_74 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i224 %shiftreg_load" [fir.cpp:43]   --->   Operation 179 'zext' 'zext_ln43_1' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_74 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc.split._crit_edge_ifconv, void" [fir.cpp:47]   --->   Operation 180 'br' 'br_ln47' <Predicate = (icmp_ln43_1)> <Delay = 0.42>
ST_74 : Operation 181 [1/1] (0.42ns)   --->   "%br_ln47 = br void %for.inc.split._crit_edge_ifconv" [fir.cpp:47]   --->   Operation 181 'br' 'br_ln47' <Predicate = (icmp_ln43_1 & icmp_ln47)> <Delay = 0.42>
ST_74 : Operation 182 [1/1] (0.00ns)   --->   "%empty_52 = phi i256 %gmem_addr_read, void, i256 %zext_ln43_1, void %for.inc.split" [fir.cpp:47]   --->   Operation 182 'phi' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i256 %empty_52" [fir.cpp:47]   --->   Operation 183 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %trunc_ln47" [fir.cpp:47]   --->   Operation 184 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln47_3 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %empty_52, i32 32, i32 255" [fir.cpp:47]   --->   Operation 185 'partselect' 'trunc_ln47_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 186 [2/2] (2.30ns)   --->   "%pf = fpext i32 %bitcast_ln47" [fir.cpp:47]   --->   Operation 186 'fpext' 'pf' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 187 [1/1] (0.42ns)   --->   "%store_ln47 = store i224 %trunc_ln47_3, i224 %shiftreg" [fir.cpp:47]   --->   Operation 187 'store' 'store_ln47' <Predicate = true> <Delay = 0.42>

State 75 <SV = 74> <Delay = 3.39>
ST_75 : Operation 188 [1/2] (2.30ns)   --->   "%pf = fpext i32 %bitcast_ln47" [fir.cpp:47]   --->   Operation 188 'fpext' 'pf' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln716 = bitcast i64 %pf" [fir.cpp:47]   --->   Operation 189 'bitcast' 'bitcast_ln716' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i64 %bitcast_ln716" [fir.cpp:47]   --->   Operation 190 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 191 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63" [fir.cpp:47]   --->   Operation 191 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln716, i32 52" [fir.cpp:47]   --->   Operation 192 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i11 %tmp_7" [fir.cpp:47]   --->   Operation 193 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = trunc i64 %bitcast_ln716" [fir.cpp:47]   --->   Operation 194 'trunc' 'trunc_ln47_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 195 [1/1] (1.08ns)   --->   "%icmp_ln47_1 = icmp_eq  i63 %trunc_ln47_1, i63 0" [fir.cpp:47]   --->   Operation 195 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 196 [1/1] (0.80ns)   --->   "%sub_ln47_1 = sub i12 1075, i12 %zext_ln47" [fir.cpp:47]   --->   Operation 196 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln47_4 = trunc i12 %sub_ln47_1" [fir.cpp:47]   --->   Operation 197 'trunc' 'trunc_ln47_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sub_ln47_1, i32 4, i32 11" [fir.cpp:47]   --->   Operation 198 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 76 <SV = 75> <Delay = 3.37>
ST_76 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln47_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln47_2" [fir.cpp:47]   --->   Operation 199 'bitconcatenate' 'zext_ln47_1_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i53 %zext_ln47_1_cast" [fir.cpp:47]   --->   Operation 200 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 201 [1/1] (1.10ns)   --->   "%sub_ln47 = sub i54 0, i54 %zext_ln47_1" [fir.cpp:47]   --->   Operation 201 'sub' 'sub_ln47' <Predicate = (tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 202 [1/1] (0.40ns)   --->   "%select_ln47 = select i1 %tmp, i54 %sub_ln47, i54 %zext_ln47_1" [fir.cpp:47]   --->   Operation 202 'select' 'select_ln47' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 203 [1/1] (0.76ns)   --->   "%icmp_ln47_2 = icmp_sgt  i8 %tmp_5, i8 0" [fir.cpp:47]   --->   Operation 203 'icmp' 'icmp_ln47_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 204 [1/1] (0.79ns)   --->   "%add_ln47 = add i11 %trunc_ln47_4, i11 2033" [fir.cpp:47]   --->   Operation 204 'add' 'add_ln47' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 205 [1/1] (0.79ns)   --->   "%sub_ln47_2 = sub i11 15, i11 %trunc_ln47_4" [fir.cpp:47]   --->   Operation 205 'sub' 'sub_ln47_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 206 [1/1] (0.38ns)   --->   "%select_ln47_1 = select i1 %icmp_ln47_2, i11 %add_ln47, i11 %sub_ln47_2" [fir.cpp:47]   --->   Operation 206 'select' 'select_ln47_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 207 [1/1] (0.80ns)   --->   "%icmp_ln47_3 = icmp_eq  i12 %sub_ln47_1, i12 15" [fir.cpp:47]   --->   Operation 207 'icmp' 'icmp_ln47_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln47_5 = trunc i54 %select_ln47" [fir.cpp:47]   --->   Operation 208 'trunc' 'trunc_ln47_5' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 209 [1/1] (0.79ns)   --->   "%icmp_ln47_4 = icmp_ult  i11 %select_ln47_1, i11 54" [fir.cpp:47]   --->   Operation 209 'icmp' 'icmp_ln47_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%select_ln47_4 = select i1 %tmp, i17 131071, i17 0" [fir.cpp:47]   --->   Operation 210 'select' 'select_ln47_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i11 %select_ln47_1" [fir.cpp:47]   --->   Operation 211 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 212 [1/1] (1.50ns)   --->   "%ashr_ln47 = ashr i54 %select_ln47, i54 %zext_ln47_2" [fir.cpp:47]   --->   Operation 212 'ashr' 'ashr_ln47' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%trunc_ln47_6 = trunc i54 %ashr_ln47" [fir.cpp:47]   --->   Operation 213 'trunc' 'trunc_ln47_6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 214 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln47_2 = select i1 %icmp_ln47_4, i17 %trunc_ln47_6, i17 %select_ln47_4" [fir.cpp:47]   --->   Operation 214 'select' 'select_ln47_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln47 = xor i1 %icmp_ln47_1, i1 1" [fir.cpp:47]   --->   Operation 215 'xor' 'xor_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 216 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln47 = and i1 %icmp_ln47_3, i1 %xor_ln47" [fir.cpp:47]   --->   Operation 216 'and' 'and_ln47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_1)   --->   "%or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47_3" [fir.cpp:47]   --->   Operation 217 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_1)   --->   "%xor_ln47_1 = xor i1 %or_ln47, i1 1" [fir.cpp:47]   --->   Operation 218 'xor' 'xor_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 219 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln47_1 = and i1 %icmp_ln47_2, i1 %xor_ln47_1" [fir.cpp:47]   --->   Operation 219 'and' 'and_ln47_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 233 [1/1] (0.42ns)   --->   "%ret_ln49 = ret i32 %N_read" [fir.cpp:49]   --->   Operation 233 'ret' 'ret_ln49' <Predicate = (!icmp_ln43_1)> <Delay = 0.42>

State 77 <SV = 76> <Delay = 3.30>
ST_77 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i31 %i_2" [fir.cpp:43]   --->   Operation 220 'zext' 'zext_ln43_2' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_77 : Operation 221 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [fir.cpp:43]   --->   Operation 221 'specpipeline' 'specpipeline_ln43' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_77 : Operation 222 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000, i64 500" [fir.cpp:45]   --->   Operation 222 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_77 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fir.cpp:43]   --->   Operation 223 'specloopname' 'specloopname_ln43' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_77 : Operation 224 [1/1] (0.79ns)   --->   "%icmp_ln47_5 = icmp_ult  i11 %select_ln47_1, i11 17" [fir.cpp:47]   --->   Operation 224 'icmp' 'icmp_ln47_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 225 [1/1] (0.00ns)   --->   "%select_ln47_1cast = zext i11 %select_ln47_1" [fir.cpp:47]   --->   Operation 225 'zext' 'select_ln47_1cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 226 [1/1] (1.23ns)   --->   "%shl_ln47 = shl i17 %trunc_ln47_5, i17 %select_ln47_1cast" [fir.cpp:47]   --->   Operation 226 'shl' 'shl_ln47' <Predicate = true> <Delay = 1.23> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 227 [1/1] (0.35ns)   --->   "%select_ln47_3 = select i1 %icmp_ln47_5, i17 %shl_ln47, i17 0" [fir.cpp:47]   --->   Operation 227 'select' 'select_ln47_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 228 [1/1] (0.00ns)   --->   "%sel_tmp6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln47_1, i1 %and_ln47, i1 %and_ln47_1" [fir.cpp:47]   --->   Operation 228 'bitconcatenate' 'sel_tmp6' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 229 [1/1] (0.47ns)   --->   "%storemerge4_i = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.4i17.i17.i3, i3 4, i17 0, i3 2, i17 %trunc_ln47_5, i3 1, i17 %select_ln47_2, i3 0, i17 %select_ln47_3, i17 0, i3 %sel_tmp6" [fir.cpp:47]   --->   Operation 229 'sparsemux' 'storemerge4_i' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 230 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i17 %input_r, i64 0, i64 %zext_ln43_2" [fir.cpp:47]   --->   Operation 230 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 231 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln47 = store i17 %storemerge4_i, i10 %input_addr" [fir.cpp:47]   --->   Operation 231 'store' 'store_ln47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 1000> <RAM>
ST_77 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [fir.cpp:43]   --->   Operation 232 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.870ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln43', fir.cpp:43) of constant 0 on local variable 'i', fir.cpp:43 [14]  (0.427 ns)
	'load' operation 31 bit ('i', fir.cpp:43) on local variable 'i', fir.cpp:43 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln43_1', fir.cpp:43) [21]  (1.016 ns)
	'store' operation 0 bit ('store_ln43', fir.cpp:43) of variable 'add_ln43', fir.cpp:43 on local variable 'i', fir.cpp:43 [90]  (0.427 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	'getelementptr' operation 256 bit ('gmem_addr', fir.cpp:43) [26]  (0.000 ns)
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 16>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 17>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 18>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 19>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 20>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 21>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 22>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 23>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 24>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 25>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 26>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 27>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 28>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 29>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 30>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 31>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 32>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 33>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 34>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 35>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 36>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 37>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 38>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 39>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 40>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 41>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 42>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 43>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 44>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 45>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 46>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 47>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 48>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 49>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 50>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 51>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 52>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 53>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 54>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 55>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 56>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 57>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 58>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 59>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 60>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 61>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 62>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 63>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 64>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 65>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 66>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 67>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 68>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 69>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 70>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 71>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 72>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) [29]  (3.650 ns)

 <State 73>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', fir.cpp:47) on port 'gmem' (fir.cpp:47) [43]  (3.650 ns)

 <State 74>: 2.733ns
The critical path consists of the following:
	'load' operation 224 bit ('shiftreg_load', fir.cpp:43) on local variable 'shiftreg' [32]  (0.000 ns)
	multiplexor before 'phi' operation 256 bit ('empty_52', fir.cpp:47) with incoming values : ('zext_ln43_1', fir.cpp:43) ('gmem_addr_read', fir.cpp:47) [46]  (0.427 ns)
	'phi' operation 256 bit ('empty_52', fir.cpp:47) with incoming values : ('zext_ln43_1', fir.cpp:43) ('gmem_addr_read', fir.cpp:47) [46]  (0.000 ns)
	'fpext' operation 64 bit ('pf', fir.cpp:47) [50]  (2.306 ns)

 <State 75>: 3.392ns
The critical path consists of the following:
	'fpext' operation 64 bit ('pf', fir.cpp:47) [50]  (2.306 ns)
	'icmp' operation 1 bit ('icmp_ln47_1', fir.cpp:47) [61]  (1.086 ns)

 <State 76>: 3.370ns
The critical path consists of the following:
	'sub' operation 54 bit ('sub_ln47', fir.cpp:47) [59]  (1.100 ns)
	'select' operation 54 bit ('select_ln47', fir.cpp:47) [60]  (0.406 ns)
	'ashr' operation 54 bit ('ashr_ln47', fir.cpp:47) [74]  (1.506 ns)
	'select' operation 17 bit ('select_ln47_2', fir.cpp:47) [76]  (0.358 ns)

 <State 77>: 3.301ns
The critical path consists of the following:
	'shl' operation 17 bit ('shl_ln47', fir.cpp:47) [79]  (1.230 ns)
	'select' operation 17 bit ('select_ln47_3', fir.cpp:47) [80]  (0.358 ns)
	'sparsemux' operation 17 bit ('storemerge4_i', fir.cpp:47) [87]  (0.476 ns)
	'store' operation 0 bit ('store_ln47', fir.cpp:47) of variable 'storemerge4_i', fir.cpp:47 on array 'input_r' [89]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
