
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//wall_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401930 <.init>:
  401930:	stp	x29, x30, [sp, #-16]!
  401934:	mov	x29, sp
  401938:	bl	401ec0 <ferror@plt+0x60>
  40193c:	ldp	x29, x30, [sp], #16
  401940:	ret

Disassembly of section .plt:

0000000000401950 <memcpy@plt-0x20>:
  401950:	stp	x16, x30, [sp, #-16]!
  401954:	adrp	x16, 417000 <ferror@plt+0x151a0>
  401958:	ldr	x17, [x16, #4088]
  40195c:	add	x16, x16, #0xff8
  401960:	br	x17
  401964:	nop
  401968:	nop
  40196c:	nop

0000000000401970 <memcpy@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401974:	ldr	x17, [x16]
  401978:	add	x16, x16, #0x0
  40197c:	br	x17

0000000000401980 <memmove@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401984:	ldr	x17, [x16, #8]
  401988:	add	x16, x16, #0x8
  40198c:	br	x17

0000000000401990 <_exit@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401994:	ldr	x17, [x16, #16]
  401998:	add	x16, x16, #0x10
  40199c:	br	x17

00000000004019a0 <strtoul@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  4019a4:	ldr	x17, [x16, #24]
  4019a8:	add	x16, x16, #0x18
  4019ac:	br	x17

00000000004019b0 <strlen@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  4019b4:	ldr	x17, [x16, #32]
  4019b8:	add	x16, x16, #0x20
  4019bc:	br	x17

00000000004019c0 <fputs@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  4019c4:	ldr	x17, [x16, #40]
  4019c8:	add	x16, x16, #0x28
  4019cc:	br	x17

00000000004019d0 <exit@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  4019d4:	ldr	x17, [x16, #48]
  4019d8:	add	x16, x16, #0x30
  4019dc:	br	x17

00000000004019e0 <dup@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  4019e4:	ldr	x17, [x16, #56]
  4019e8:	add	x16, x16, #0x38
  4019ec:	br	x17

00000000004019f0 <strtoimax@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  4019f4:	ldr	x17, [x16, #64]
  4019f8:	add	x16, x16, #0x40
  4019fc:	br	x17

0000000000401a00 <getegid@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401a04:	ldr	x17, [x16, #72]
  401a08:	add	x16, x16, #0x48
  401a0c:	br	x17

0000000000401a10 <sigprocmask@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401a14:	ldr	x17, [x16, #80]
  401a18:	add	x16, x16, #0x50
  401a1c:	br	x17

0000000000401a20 <strtod@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401a24:	ldr	x17, [x16, #88]
  401a28:	add	x16, x16, #0x58
  401a2c:	br	x17

0000000000401a30 <geteuid@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401a34:	ldr	x17, [x16, #96]
  401a38:	add	x16, x16, #0x60
  401a3c:	br	x17

0000000000401a40 <ttyname@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401a44:	ldr	x17, [x16, #104]
  401a48:	add	x16, x16, #0x68
  401a4c:	br	x17

0000000000401a50 <getgrnam@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401a54:	ldr	x17, [x16, #112]
  401a58:	add	x16, x16, #0x70
  401a5c:	br	x17

0000000000401a60 <getuid@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401a64:	ldr	x17, [x16, #120]
  401a68:	add	x16, x16, #0x78
  401a6c:	br	x17

0000000000401a70 <__cxa_atexit@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401a74:	ldr	x17, [x16, #128]
  401a78:	add	x16, x16, #0x80
  401a7c:	br	x17

0000000000401a80 <fputc@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401a84:	ldr	x17, [x16, #136]
  401a88:	add	x16, x16, #0x88
  401a8c:	br	x17

0000000000401a90 <ctime@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401a94:	ldr	x17, [x16, #144]
  401a98:	add	x16, x16, #0x90
  401a9c:	br	x17

0000000000401aa0 <fork@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401aa4:	ldr	x17, [x16, #152]
  401aa8:	add	x16, x16, #0x98
  401aac:	br	x17

0000000000401ab0 <snprintf@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401ab4:	ldr	x17, [x16, #160]
  401ab8:	add	x16, x16, #0xa0
  401abc:	br	x17

0000000000401ac0 <localeconv@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401ac4:	ldr	x17, [x16, #168]
  401ac8:	add	x16, x16, #0xa8
  401acc:	br	x17

0000000000401ad0 <fileno@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401ad4:	ldr	x17, [x16, #176]
  401ad8:	add	x16, x16, #0xb0
  401adc:	br	x17

0000000000401ae0 <signal@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401ae4:	ldr	x17, [x16, #184]
  401ae8:	add	x16, x16, #0xb8
  401aec:	br	x17

0000000000401af0 <fsync@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401af4:	ldr	x17, [x16, #192]
  401af8:	add	x16, x16, #0xc0
  401afc:	br	x17

0000000000401b00 <time@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401b04:	ldr	x17, [x16, #200]
  401b08:	add	x16, x16, #0xc8
  401b0c:	br	x17

0000000000401b10 <malloc@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401b14:	ldr	x17, [x16, #208]
  401b18:	add	x16, x16, #0xd0
  401b1c:	br	x17

0000000000401b20 <open@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401b24:	ldr	x17, [x16, #216]
  401b28:	add	x16, x16, #0xd8
  401b2c:	br	x17

0000000000401b30 <sigemptyset@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401b34:	ldr	x17, [x16, #224]
  401b38:	add	x16, x16, #0xe0
  401b3c:	br	x17

0000000000401b40 <strncmp@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401b44:	ldr	x17, [x16, #232]
  401b48:	add	x16, x16, #0xe8
  401b4c:	br	x17

0000000000401b50 <bindtextdomain@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401b54:	ldr	x17, [x16, #240]
  401b58:	add	x16, x16, #0xf0
  401b5c:	br	x17

0000000000401b60 <__libc_start_main@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401b64:	ldr	x17, [x16, #248]
  401b68:	add	x16, x16, #0xf8
  401b6c:	br	x17

0000000000401b70 <fgetc@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401b74:	ldr	x17, [x16, #256]
  401b78:	add	x16, x16, #0x100
  401b7c:	br	x17

0000000000401b80 <getpwnam@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401b84:	ldr	x17, [x16, #264]
  401b88:	add	x16, x16, #0x108
  401b8c:	br	x17

0000000000401b90 <calloc@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401b94:	ldr	x17, [x16, #272]
  401b98:	add	x16, x16, #0x110
  401b9c:	br	x17

0000000000401ba0 <realloc@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401ba4:	ldr	x17, [x16, #280]
  401ba8:	add	x16, x16, #0x118
  401bac:	br	x17

0000000000401bb0 <strdup@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401bb4:	ldr	x17, [x16, #288]
  401bb8:	add	x16, x16, #0x120
  401bbc:	br	x17

0000000000401bc0 <close@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401bc4:	ldr	x17, [x16, #296]
  401bc8:	add	x16, x16, #0x128
  401bcc:	br	x17

0000000000401bd0 <__gmon_start__@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401bd4:	ldr	x17, [x16, #304]
  401bd8:	add	x16, x16, #0x130
  401bdc:	br	x17

0000000000401be0 <strtoumax@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401be4:	ldr	x17, [x16, #312]
  401be8:	add	x16, x16, #0x138
  401bec:	br	x17

0000000000401bf0 <abort@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401bf4:	ldr	x17, [x16, #320]
  401bf8:	add	x16, x16, #0x140
  401bfc:	br	x17

0000000000401c00 <access@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401c04:	ldr	x17, [x16, #328]
  401c08:	add	x16, x16, #0x148
  401c0c:	br	x17

0000000000401c10 <textdomain@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401c14:	ldr	x17, [x16, #336]
  401c18:	add	x16, x16, #0x150
  401c1c:	br	x17

0000000000401c20 <getopt_long@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401c24:	ldr	x17, [x16, #344]
  401c28:	add	x16, x16, #0x158
  401c2c:	br	x17

0000000000401c30 <strcmp@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401c34:	ldr	x17, [x16, #352]
  401c38:	add	x16, x16, #0x160
  401c3c:	br	x17

0000000000401c40 <getpwuid@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401c44:	ldr	x17, [x16, #360]
  401c48:	add	x16, x16, #0x168
  401c4c:	br	x17

0000000000401c50 <warn@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401c54:	ldr	x17, [x16, #368]
  401c58:	add	x16, x16, #0x170
  401c5c:	br	x17

0000000000401c60 <__ctype_b_loc@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401c64:	ldr	x17, [x16, #376]
  401c68:	add	x16, x16, #0x178
  401c6c:	br	x17

0000000000401c70 <strtol@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401c74:	ldr	x17, [x16, #384]
  401c78:	add	x16, x16, #0x180
  401c7c:	br	x17

0000000000401c80 <free@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401c84:	ldr	x17, [x16, #392]
  401c88:	add	x16, x16, #0x188
  401c8c:	br	x17

0000000000401c90 <getgid@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401c94:	ldr	x17, [x16, #400]
  401c98:	add	x16, x16, #0x190
  401c9c:	br	x17

0000000000401ca0 <endutxent@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401ca4:	ldr	x17, [x16, #408]
  401ca8:	add	x16, x16, #0x198
  401cac:	br	x17

0000000000401cb0 <getgrouplist@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401cb4:	ldr	x17, [x16, #416]
  401cb8:	add	x16, x16, #0x1a0
  401cbc:	br	x17

0000000000401cc0 <vasprintf@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401cc4:	ldr	x17, [x16, #424]
  401cc8:	add	x16, x16, #0x1a8
  401ccc:	br	x17

0000000000401cd0 <freopen@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401cd4:	ldr	x17, [x16, #432]
  401cd8:	add	x16, x16, #0x1b0
  401cdc:	br	x17

0000000000401ce0 <strndup@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401ce4:	ldr	x17, [x16, #440]
  401ce8:	add	x16, x16, #0x1b8
  401cec:	br	x17

0000000000401cf0 <strspn@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401cf4:	ldr	x17, [x16, #448]
  401cf8:	add	x16, x16, #0x1c0
  401cfc:	br	x17

0000000000401d00 <strchr@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401d04:	ldr	x17, [x16, #456]
  401d08:	add	x16, x16, #0x1c8
  401d0c:	br	x17

0000000000401d10 <fcntl@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401d14:	ldr	x17, [x16, #464]
  401d18:	add	x16, x16, #0x1d0
  401d1c:	br	x17

0000000000401d20 <fflush@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401d24:	ldr	x17, [x16, #472]
  401d28:	add	x16, x16, #0x1d8
  401d2c:	br	x17

0000000000401d30 <warnx@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401d34:	ldr	x17, [x16, #480]
  401d38:	add	x16, x16, #0x1e0
  401d3c:	br	x17

0000000000401d40 <sysconf@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401d44:	ldr	x17, [x16, #488]
  401d48:	add	x16, x16, #0x1e8
  401d4c:	br	x17

0000000000401d50 <gethostname@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401d54:	ldr	x17, [x16, #496]
  401d58:	add	x16, x16, #0x1f0
  401d5c:	br	x17

0000000000401d60 <vsnprintf@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401d64:	ldr	x17, [x16, #504]
  401d68:	add	x16, x16, #0x1f8
  401d6c:	br	x17

0000000000401d70 <writev@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401d74:	ldr	x17, [x16, #512]
  401d78:	add	x16, x16, #0x200
  401d7c:	br	x17

0000000000401d80 <errx@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401d84:	ldr	x17, [x16, #520]
  401d88:	add	x16, x16, #0x208
  401d8c:	br	x17

0000000000401d90 <strcspn@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401d94:	ldr	x17, [x16, #528]
  401d98:	add	x16, x16, #0x210
  401d9c:	br	x17

0000000000401da0 <printf@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401da4:	ldr	x17, [x16, #536]
  401da8:	add	x16, x16, #0x218
  401dac:	br	x17

0000000000401db0 <__assert_fail@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401db4:	ldr	x17, [x16, #544]
  401db8:	add	x16, x16, #0x220
  401dbc:	br	x17

0000000000401dc0 <__errno_location@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401dc4:	ldr	x17, [x16, #552]
  401dc8:	add	x16, x16, #0x228
  401dcc:	br	x17

0000000000401dd0 <getgrgid@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401dd4:	ldr	x17, [x16, #560]
  401dd8:	add	x16, x16, #0x230
  401ddc:	br	x17

0000000000401de0 <alarm@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401de4:	ldr	x17, [x16, #568]
  401de8:	add	x16, x16, #0x238
  401dec:	br	x17

0000000000401df0 <getutxent@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401df4:	ldr	x17, [x16, #576]
  401df8:	add	x16, x16, #0x240
  401dfc:	br	x17

0000000000401e00 <gettext@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401e04:	ldr	x17, [x16, #584]
  401e08:	add	x16, x16, #0x248
  401e0c:	br	x17

0000000000401e10 <getlogin@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401e14:	ldr	x17, [x16, #592]
  401e18:	add	x16, x16, #0x250
  401e1c:	br	x17

0000000000401e20 <fprintf@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401e24:	ldr	x17, [x16, #600]
  401e28:	add	x16, x16, #0x258
  401e2c:	br	x17

0000000000401e30 <fgets@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401e34:	ldr	x17, [x16, #608]
  401e38:	add	x16, x16, #0x260
  401e3c:	br	x17

0000000000401e40 <err@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401e44:	ldr	x17, [x16, #616]
  401e48:	add	x16, x16, #0x268
  401e4c:	br	x17

0000000000401e50 <setlocale@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401e54:	ldr	x17, [x16, #624]
  401e58:	add	x16, x16, #0x270
  401e5c:	br	x17

0000000000401e60 <ferror@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x161a0>
  401e64:	ldr	x17, [x16, #632]
  401e68:	add	x16, x16, #0x278
  401e6c:	br	x17

Disassembly of section .text:

0000000000401e70 <.text>:
  401e70:	mov	x29, #0x0                   	// #0
  401e74:	mov	x30, #0x0                   	// #0
  401e78:	mov	x5, x0
  401e7c:	ldr	x1, [sp]
  401e80:	add	x2, sp, #0x8
  401e84:	mov	x6, sp
  401e88:	movz	x0, #0x0, lsl #48
  401e8c:	movk	x0, #0x0, lsl #32
  401e90:	movk	x0, #0x40, lsl #16
  401e94:	movk	x0, #0x27ac
  401e98:	movz	x3, #0x0, lsl #48
  401e9c:	movk	x3, #0x0, lsl #32
  401ea0:	movk	x3, #0x40, lsl #16
  401ea4:	movk	x3, #0x6508
  401ea8:	movz	x4, #0x0, lsl #48
  401eac:	movk	x4, #0x0, lsl #32
  401eb0:	movk	x4, #0x40, lsl #16
  401eb4:	movk	x4, #0x6588
  401eb8:	bl	401b60 <__libc_start_main@plt>
  401ebc:	bl	401bf0 <abort@plt>
  401ec0:	adrp	x0, 417000 <ferror@plt+0x151a0>
  401ec4:	ldr	x0, [x0, #4064]
  401ec8:	cbz	x0, 401ed0 <ferror@plt+0x70>
  401ecc:	b	401bd0 <__gmon_start__@plt>
  401ed0:	ret
  401ed4:	stp	x29, x30, [sp, #-32]!
  401ed8:	mov	x29, sp
  401edc:	adrp	x0, 418000 <ferror@plt+0x161a0>
  401ee0:	add	x0, x0, #0x2a8
  401ee4:	str	x0, [sp, #24]
  401ee8:	ldr	x0, [sp, #24]
  401eec:	str	x0, [sp, #24]
  401ef0:	ldr	x1, [sp, #24]
  401ef4:	adrp	x0, 418000 <ferror@plt+0x161a0>
  401ef8:	add	x0, x0, #0x2a8
  401efc:	cmp	x1, x0
  401f00:	b.eq	401f3c <ferror@plt+0xdc>  // b.none
  401f04:	adrp	x0, 406000 <ferror@plt+0x41a0>
  401f08:	add	x0, x0, #0x5b8
  401f0c:	ldr	x0, [x0]
  401f10:	str	x0, [sp, #16]
  401f14:	ldr	x0, [sp, #16]
  401f18:	str	x0, [sp, #16]
  401f1c:	ldr	x0, [sp, #16]
  401f20:	cmp	x0, #0x0
  401f24:	b.eq	401f40 <ferror@plt+0xe0>  // b.none
  401f28:	ldr	x1, [sp, #16]
  401f2c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  401f30:	add	x0, x0, #0x2a8
  401f34:	blr	x1
  401f38:	b	401f40 <ferror@plt+0xe0>
  401f3c:	nop
  401f40:	ldp	x29, x30, [sp], #32
  401f44:	ret
  401f48:	stp	x29, x30, [sp, #-48]!
  401f4c:	mov	x29, sp
  401f50:	adrp	x0, 418000 <ferror@plt+0x161a0>
  401f54:	add	x0, x0, #0x2a8
  401f58:	str	x0, [sp, #40]
  401f5c:	ldr	x0, [sp, #40]
  401f60:	str	x0, [sp, #40]
  401f64:	ldr	x1, [sp, #40]
  401f68:	adrp	x0, 418000 <ferror@plt+0x161a0>
  401f6c:	add	x0, x0, #0x2a8
  401f70:	sub	x0, x1, x0
  401f74:	asr	x0, x0, #3
  401f78:	lsr	x1, x0, #63
  401f7c:	add	x0, x1, x0
  401f80:	asr	x0, x0, #1
  401f84:	str	x0, [sp, #32]
  401f88:	ldr	x0, [sp, #32]
  401f8c:	cmp	x0, #0x0
  401f90:	b.eq	401fd0 <ferror@plt+0x170>  // b.none
  401f94:	adrp	x0, 406000 <ferror@plt+0x41a0>
  401f98:	add	x0, x0, #0x5c0
  401f9c:	ldr	x0, [x0]
  401fa0:	str	x0, [sp, #24]
  401fa4:	ldr	x0, [sp, #24]
  401fa8:	str	x0, [sp, #24]
  401fac:	ldr	x0, [sp, #24]
  401fb0:	cmp	x0, #0x0
  401fb4:	b.eq	401fd4 <ferror@plt+0x174>  // b.none
  401fb8:	ldr	x2, [sp, #24]
  401fbc:	ldr	x1, [sp, #32]
  401fc0:	adrp	x0, 418000 <ferror@plt+0x161a0>
  401fc4:	add	x0, x0, #0x2a8
  401fc8:	blr	x2
  401fcc:	b	401fd4 <ferror@plt+0x174>
  401fd0:	nop
  401fd4:	ldp	x29, x30, [sp], #48
  401fd8:	ret
  401fdc:	stp	x29, x30, [sp, #-16]!
  401fe0:	mov	x29, sp
  401fe4:	adrp	x0, 418000 <ferror@plt+0x161a0>
  401fe8:	add	x0, x0, #0x2d8
  401fec:	ldrb	w0, [x0]
  401ff0:	and	x0, x0, #0xff
  401ff4:	cmp	x0, #0x0
  401ff8:	b.ne	402014 <ferror@plt+0x1b4>  // b.any
  401ffc:	bl	401ed4 <ferror@plt+0x74>
  402000:	adrp	x0, 418000 <ferror@plt+0x161a0>
  402004:	add	x0, x0, #0x2d8
  402008:	mov	w1, #0x1                   	// #1
  40200c:	strb	w1, [x0]
  402010:	b	402018 <ferror@plt+0x1b8>
  402014:	nop
  402018:	ldp	x29, x30, [sp], #16
  40201c:	ret
  402020:	stp	x29, x30, [sp, #-16]!
  402024:	mov	x29, sp
  402028:	bl	401f48 <ferror@plt+0xe8>
  40202c:	nop
  402030:	ldp	x29, x30, [sp], #16
  402034:	ret
  402038:	stp	x29, x30, [sp, #-32]!
  40203c:	mov	x29, sp
  402040:	mov	w0, #0xb4                  	// #180
  402044:	bl	401d40 <sysconf@plt>
  402048:	str	x0, [sp, #24]
  40204c:	ldr	x0, [sp, #24]
  402050:	cmp	x0, #0x0
  402054:	b.le	402060 <ferror@plt+0x200>
  402058:	ldr	x0, [sp, #24]
  40205c:	b	402064 <ferror@plt+0x204>
  402060:	mov	x0, #0x40                  	// #64
  402064:	ldp	x29, x30, [sp], #32
  402068:	ret
  40206c:	stp	x29, x30, [sp, #-48]!
  402070:	mov	x29, sp
  402074:	str	x0, [sp, #24]
  402078:	ldr	x0, [sp, #24]
  40207c:	bl	401b10 <malloc@plt>
  402080:	str	x0, [sp, #40]
  402084:	ldr	x0, [sp, #40]
  402088:	cmp	x0, #0x0
  40208c:	b.ne	4020b0 <ferror@plt+0x250>  // b.any
  402090:	ldr	x0, [sp, #24]
  402094:	cmp	x0, #0x0
  402098:	b.eq	4020b0 <ferror@plt+0x250>  // b.none
  40209c:	ldr	x2, [sp, #24]
  4020a0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4020a4:	add	x1, x0, #0x5c8
  4020a8:	mov	w0, #0x1                   	// #1
  4020ac:	bl	401e40 <err@plt>
  4020b0:	ldr	x0, [sp, #40]
  4020b4:	ldp	x29, x30, [sp], #48
  4020b8:	ret
  4020bc:	stp	x29, x30, [sp, #-48]!
  4020c0:	mov	x29, sp
  4020c4:	str	x0, [sp, #24]
  4020c8:	str	x1, [sp, #16]
  4020cc:	ldr	x1, [sp, #16]
  4020d0:	ldr	x0, [sp, #24]
  4020d4:	bl	401ba0 <realloc@plt>
  4020d8:	str	x0, [sp, #40]
  4020dc:	ldr	x0, [sp, #40]
  4020e0:	cmp	x0, #0x0
  4020e4:	b.ne	402108 <ferror@plt+0x2a8>  // b.any
  4020e8:	ldr	x0, [sp, #16]
  4020ec:	cmp	x0, #0x0
  4020f0:	b.eq	402108 <ferror@plt+0x2a8>  // b.none
  4020f4:	ldr	x2, [sp, #16]
  4020f8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4020fc:	add	x1, x0, #0x5c8
  402100:	mov	w0, #0x1                   	// #1
  402104:	bl	401e40 <err@plt>
  402108:	ldr	x0, [sp, #40]
  40210c:	ldp	x29, x30, [sp], #48
  402110:	ret
  402114:	stp	x29, x30, [sp, #-48]!
  402118:	mov	x29, sp
  40211c:	str	x0, [sp, #24]
  402120:	str	x1, [sp, #16]
  402124:	ldr	x1, [sp, #16]
  402128:	ldr	x0, [sp, #24]
  40212c:	bl	401b90 <calloc@plt>
  402130:	str	x0, [sp, #40]
  402134:	ldr	x0, [sp, #40]
  402138:	cmp	x0, #0x0
  40213c:	b.ne	40216c <ferror@plt+0x30c>  // b.any
  402140:	ldr	x0, [sp, #16]
  402144:	cmp	x0, #0x0
  402148:	b.eq	40216c <ferror@plt+0x30c>  // b.none
  40214c:	ldr	x0, [sp, #24]
  402150:	cmp	x0, #0x0
  402154:	b.eq	40216c <ferror@plt+0x30c>  // b.none
  402158:	ldr	x2, [sp, #16]
  40215c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402160:	add	x1, x0, #0x5c8
  402164:	mov	w0, #0x1                   	// #1
  402168:	bl	401e40 <err@plt>
  40216c:	ldr	x0, [sp, #40]
  402170:	ldp	x29, x30, [sp], #48
  402174:	ret
  402178:	stp	x29, x30, [sp, #-48]!
  40217c:	mov	x29, sp
  402180:	str	x0, [sp, #24]
  402184:	ldr	x0, [sp, #24]
  402188:	cmp	x0, #0x0
  40218c:	b.ne	4021b0 <ferror@plt+0x350>  // b.any
  402190:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402194:	add	x3, x0, #0xaf8
  402198:	mov	w2, #0x4a                  	// #74
  40219c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4021a0:	add	x1, x0, #0x5e8
  4021a4:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4021a8:	add	x0, x0, #0x600
  4021ac:	bl	401db0 <__assert_fail@plt>
  4021b0:	ldr	x0, [sp, #24]
  4021b4:	bl	401bb0 <strdup@plt>
  4021b8:	str	x0, [sp, #40]
  4021bc:	ldr	x0, [sp, #40]
  4021c0:	cmp	x0, #0x0
  4021c4:	b.ne	4021d8 <ferror@plt+0x378>  // b.any
  4021c8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4021cc:	add	x1, x0, #0x608
  4021d0:	mov	w0, #0x1                   	// #1
  4021d4:	bl	401e40 <err@plt>
  4021d8:	ldr	x0, [sp, #40]
  4021dc:	ldp	x29, x30, [sp], #48
  4021e0:	ret
  4021e4:	stp	x29, x30, [sp, #-32]!
  4021e8:	mov	x29, sp
  4021ec:	bl	402038 <ferror@plt+0x1d8>
  4021f0:	add	x0, x0, #0x1
  4021f4:	str	x0, [sp, #24]
  4021f8:	ldr	x0, [sp, #24]
  4021fc:	bl	40206c <ferror@plt+0x20c>
  402200:	str	x0, [sp, #16]
  402204:	ldr	x1, [sp, #24]
  402208:	ldr	x0, [sp, #16]
  40220c:	bl	401d50 <gethostname@plt>
  402210:	cmp	w0, #0x0
  402214:	b.eq	402228 <ferror@plt+0x3c8>  // b.none
  402218:	ldr	x0, [sp, #16]
  40221c:	bl	401c80 <free@plt>
  402220:	mov	x0, #0x0                   	// #0
  402224:	b	402240 <ferror@plt+0x3e0>
  402228:	ldr	x0, [sp, #24]
  40222c:	sub	x0, x0, #0x1
  402230:	ldr	x1, [sp, #16]
  402234:	add	x0, x1, x0
  402238:	strb	wzr, [x0]
  40223c:	ldr	x0, [sp, #16]
  402240:	ldp	x29, x30, [sp], #32
  402244:	ret
  402248:	stp	x29, x30, [sp, #-48]!
  40224c:	mov	x29, sp
  402250:	str	x0, [sp, #40]
  402254:	str	x1, [sp, #32]
  402258:	str	x2, [sp, #24]
  40225c:	str	x3, [sp, #16]
  402260:	ldr	x0, [sp, #24]
  402264:	add	x0, x0, #0x1
  402268:	ldr	x1, [sp, #16]
  40226c:	cmp	x1, x0
  402270:	b.cs	402280 <ferror@plt+0x420>  // b.hs, b.nlast
  402274:	ldr	x0, [sp, #16]
  402278:	sub	x0, x0, #0x1
  40227c:	str	x0, [sp, #24]
  402280:	ldr	x2, [sp, #24]
  402284:	ldr	x1, [sp, #32]
  402288:	ldr	x0, [sp, #40]
  40228c:	bl	401970 <memcpy@plt>
  402290:	ldr	x0, [sp, #16]
  402294:	sub	x0, x0, #0x1
  402298:	ldr	x1, [sp, #40]
  40229c:	add	x0, x1, x0
  4022a0:	strb	wzr, [x0]
  4022a4:	ldr	x0, [sp, #40]
  4022a8:	ldp	x29, x30, [sp], #48
  4022ac:	ret
  4022b0:	sub	sp, sp, #0x10
  4022b4:	str	w0, [sp, #12]
  4022b8:	ldr	w0, [sp, #12]
  4022bc:	cmp	w0, #0x7f
  4022c0:	b.hi	4022cc <ferror@plt+0x46c>  // b.pmore
  4022c4:	mov	w0, #0x1                   	// #1
  4022c8:	b	4022d0 <ferror@plt+0x470>
  4022cc:	mov	w0, #0x0                   	// #0
  4022d0:	add	sp, sp, #0x10
  4022d4:	ret
  4022d8:	stp	x29, x30, [sp, #-48]!
  4022dc:	mov	x29, sp
  4022e0:	str	x0, [sp, #24]
  4022e4:	bl	401dc0 <__errno_location@plt>
  4022e8:	str	wzr, [x0]
  4022ec:	ldr	x0, [sp, #24]
  4022f0:	bl	401e60 <ferror@plt>
  4022f4:	cmp	w0, #0x0
  4022f8:	b.ne	402354 <ferror@plt+0x4f4>  // b.any
  4022fc:	ldr	x0, [sp, #24]
  402300:	bl	401d20 <fflush@plt>
  402304:	cmp	w0, #0x0
  402308:	b.ne	402354 <ferror@plt+0x4f4>  // b.any
  40230c:	ldr	x0, [sp, #24]
  402310:	bl	401ad0 <fileno@plt>
  402314:	str	w0, [sp, #44]
  402318:	ldr	w0, [sp, #44]
  40231c:	cmp	w0, #0x0
  402320:	b.lt	40235c <ferror@plt+0x4fc>  // b.tstop
  402324:	ldr	w0, [sp, #44]
  402328:	bl	4019e0 <dup@plt>
  40232c:	str	w0, [sp, #44]
  402330:	ldr	w0, [sp, #44]
  402334:	cmp	w0, #0x0
  402338:	b.lt	40235c <ferror@plt+0x4fc>  // b.tstop
  40233c:	ldr	w0, [sp, #44]
  402340:	bl	401bc0 <close@plt>
  402344:	cmp	w0, #0x0
  402348:	b.ne	40235c <ferror@plt+0x4fc>  // b.any
  40234c:	mov	w0, #0x0                   	// #0
  402350:	b	40237c <ferror@plt+0x51c>
  402354:	nop
  402358:	b	402360 <ferror@plt+0x500>
  40235c:	nop
  402360:	bl	401dc0 <__errno_location@plt>
  402364:	ldr	w0, [x0]
  402368:	cmp	w0, #0x9
  40236c:	b.ne	402378 <ferror@plt+0x518>  // b.any
  402370:	mov	w0, #0x0                   	// #0
  402374:	b	40237c <ferror@plt+0x51c>
  402378:	mov	w0, #0xffffffff            	// #-1
  40237c:	ldp	x29, x30, [sp], #48
  402380:	ret
  402384:	stp	x29, x30, [sp, #-16]!
  402388:	mov	x29, sp
  40238c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  402390:	add	x0, x0, #0x2c0
  402394:	ldr	x0, [x0]
  402398:	bl	4022d8 <ferror@plt+0x478>
  40239c:	cmp	w0, #0x0
  4023a0:	b.eq	4023f0 <ferror@plt+0x590>  // b.none
  4023a4:	bl	401dc0 <__errno_location@plt>
  4023a8:	ldr	w0, [x0]
  4023ac:	cmp	w0, #0x20
  4023b0:	b.eq	4023f0 <ferror@plt+0x590>  // b.none
  4023b4:	bl	401dc0 <__errno_location@plt>
  4023b8:	ldr	w0, [x0]
  4023bc:	cmp	w0, #0x0
  4023c0:	b.eq	4023d8 <ferror@plt+0x578>  // b.none
  4023c4:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4023c8:	add	x0, x0, #0x620
  4023cc:	bl	401e00 <gettext@plt>
  4023d0:	bl	401c50 <warn@plt>
  4023d4:	b	4023e8 <ferror@plt+0x588>
  4023d8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4023dc:	add	x0, x0, #0x620
  4023e0:	bl	401e00 <gettext@plt>
  4023e4:	bl	401d30 <warnx@plt>
  4023e8:	mov	w0, #0x1                   	// #1
  4023ec:	bl	401990 <_exit@plt>
  4023f0:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4023f4:	add	x0, x0, #0x2a8
  4023f8:	ldr	x0, [x0]
  4023fc:	bl	4022d8 <ferror@plt+0x478>
  402400:	cmp	w0, #0x0
  402404:	b.eq	402410 <ferror@plt+0x5b0>  // b.none
  402408:	mov	w0, #0x1                   	// #1
  40240c:	bl	401990 <_exit@plt>
  402410:	nop
  402414:	ldp	x29, x30, [sp], #16
  402418:	ret
  40241c:	stp	x29, x30, [sp, #-16]!
  402420:	mov	x29, sp
  402424:	adrp	x0, 402000 <ferror@plt+0x1a0>
  402428:	add	x0, x0, #0x384
  40242c:	bl	406590 <ferror@plt+0x4730>
  402430:	nop
  402434:	ldp	x29, x30, [sp], #16
  402438:	ret
  40243c:	stp	x29, x30, [sp, #-48]!
  402440:	mov	x29, sp
  402444:	str	x19, [sp, #16]
  402448:	adrp	x0, 418000 <ferror@plt+0x161a0>
  40244c:	add	x0, x0, #0x2c0
  402450:	ldr	x0, [x0]
  402454:	str	x0, [sp, #40]
  402458:	adrp	x0, 406000 <ferror@plt+0x41a0>
  40245c:	add	x0, x0, #0x630
  402460:	bl	401e00 <gettext@plt>
  402464:	ldr	x1, [sp, #40]
  402468:	bl	4019c0 <fputs@plt>
  40246c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402470:	add	x0, x0, #0x640
  402474:	bl	401e00 <gettext@plt>
  402478:	mov	x1, x0
  40247c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  402480:	add	x0, x0, #0x2d0
  402484:	ldr	x0, [x0]
  402488:	mov	x2, x0
  40248c:	ldr	x0, [sp, #40]
  402490:	bl	401e20 <fprintf@plt>
  402494:	ldr	x1, [sp, #40]
  402498:	mov	w0, #0xa                   	// #10
  40249c:	bl	401a80 <fputc@plt>
  4024a0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4024a4:	add	x0, x0, #0x668
  4024a8:	bl	401e00 <gettext@plt>
  4024ac:	ldr	x1, [sp, #40]
  4024b0:	bl	4019c0 <fputs@plt>
  4024b4:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4024b8:	add	x0, x0, #0x688
  4024bc:	bl	401e00 <gettext@plt>
  4024c0:	ldr	x1, [sp, #40]
  4024c4:	bl	4019c0 <fputs@plt>
  4024c8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4024cc:	add	x0, x0, #0x698
  4024d0:	bl	401e00 <gettext@plt>
  4024d4:	ldr	x1, [sp, #40]
  4024d8:	bl	4019c0 <fputs@plt>
  4024dc:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4024e0:	add	x0, x0, #0x6d0
  4024e4:	bl	401e00 <gettext@plt>
  4024e8:	ldr	x1, [sp, #40]
  4024ec:	bl	4019c0 <fputs@plt>
  4024f0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4024f4:	add	x0, x0, #0x718
  4024f8:	bl	401e00 <gettext@plt>
  4024fc:	ldr	x1, [sp, #40]
  402500:	bl	4019c0 <fputs@plt>
  402504:	ldr	x1, [sp, #40]
  402508:	mov	w0, #0xa                   	// #10
  40250c:	bl	401a80 <fputc@plt>
  402510:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402514:	add	x0, x0, #0x750
  402518:	bl	401e00 <gettext@plt>
  40251c:	mov	x19, x0
  402520:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402524:	add	x0, x0, #0x768
  402528:	bl	401e00 <gettext@plt>
  40252c:	mov	x4, x0
  402530:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402534:	add	x3, x0, #0x778
  402538:	mov	x2, x19
  40253c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402540:	add	x1, x0, #0x788
  402544:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402548:	add	x0, x0, #0x798
  40254c:	bl	401da0 <printf@plt>
  402550:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402554:	add	x0, x0, #0x7b0
  402558:	bl	401e00 <gettext@plt>
  40255c:	mov	x2, x0
  402560:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402564:	add	x1, x0, #0x7d0
  402568:	mov	x0, x2
  40256c:	bl	401da0 <printf@plt>
  402570:	mov	w0, #0x0                   	// #0
  402574:	bl	4019d0 <exit@plt>
  402578:	stp	x29, x30, [sp, #-48]!
  40257c:	mov	x29, sp
  402580:	str	x0, [sp, #24]
  402584:	ldr	x0, [sp, #24]
  402588:	bl	401a50 <getgrnam@plt>
  40258c:	str	x0, [sp, #40]
  402590:	ldr	x0, [sp, #40]
  402594:	cmp	x0, #0x0
  402598:	b.eq	4025a8 <ferror@plt+0x748>  // b.none
  40259c:	ldr	x0, [sp, #40]
  4025a0:	ldr	w0, [x0, #16]
  4025a4:	b	4025f4 <ferror@plt+0x794>
  4025a8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4025ac:	add	x0, x0, #0x7d8
  4025b0:	bl	401e00 <gettext@plt>
  4025b4:	mov	x1, x0
  4025b8:	ldr	x0, [sp, #24]
  4025bc:	bl	40468c <ferror@plt+0x282c>
  4025c0:	str	w0, [sp, #36]
  4025c4:	ldr	w0, [sp, #36]
  4025c8:	bl	401dd0 <getgrgid@plt>
  4025cc:	cmp	x0, #0x0
  4025d0:	b.ne	4025f0 <ferror@plt+0x790>  // b.any
  4025d4:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4025d8:	add	x0, x0, #0x7f0
  4025dc:	bl	401e00 <gettext@plt>
  4025e0:	ldr	x2, [sp, #24]
  4025e4:	mov	x1, x0
  4025e8:	mov	w0, #0x1                   	// #1
  4025ec:	bl	401d80 <errx@plt>
  4025f0:	ldr	w0, [sp, #36]
  4025f4:	ldp	x29, x30, [sp], #48
  4025f8:	ret
  4025fc:	stp	x29, x30, [sp, #-48]!
  402600:	mov	x29, sp
  402604:	str	x0, [sp, #24]
  402608:	mov	x0, #0x10                  	// #16
  40260c:	bl	40206c <ferror@plt+0x20c>
  402610:	str	x0, [sp, #40]
  402614:	ldr	x0, [sp, #24]
  402618:	bl	402578 <ferror@plt+0x718>
  40261c:	mov	w1, w0
  402620:	ldr	x0, [sp, #40]
  402624:	str	w1, [x0]
  402628:	mov	w0, #0x3                   	// #3
  40262c:	bl	401d40 <sysconf@plt>
  402630:	add	w0, w0, #0x1
  402634:	mov	w1, w0
  402638:	ldr	x0, [sp, #40]
  40263c:	str	w1, [x0, #4]
  402640:	ldr	x0, [sp, #40]
  402644:	ldr	w0, [x0, #4]
  402648:	sxtw	x0, w0
  40264c:	mov	x1, x0
  402650:	mov	x0, #0x4                   	// #4
  402654:	bl	402114 <ferror@plt+0x2b4>
  402658:	mov	x1, x0
  40265c:	ldr	x0, [sp, #40]
  402660:	str	x1, [x0, #8]
  402664:	ldr	x0, [sp, #40]
  402668:	ldp	x29, x30, [sp], #48
  40266c:	ret
  402670:	stp	x29, x30, [sp, #-32]!
  402674:	mov	x29, sp
  402678:	str	x0, [sp, #24]
  40267c:	ldr	x0, [sp, #24]
  402680:	cmp	x0, #0x0
  402684:	b.eq	4026a0 <ferror@plt+0x840>  // b.none
  402688:	ldr	x0, [sp, #24]
  40268c:	ldr	x0, [x0, #8]
  402690:	bl	401c80 <free@plt>
  402694:	ldr	x0, [sp, #24]
  402698:	bl	401c80 <free@plt>
  40269c:	b	4026a4 <ferror@plt+0x844>
  4026a0:	nop
  4026a4:	ldp	x29, x30, [sp], #32
  4026a8:	ret
  4026ac:	stp	x29, x30, [sp, #-48]!
  4026b0:	mov	x29, sp
  4026b4:	str	x0, [sp, #24]
  4026b8:	str	x1, [sp, #16]
  4026bc:	ldr	x0, [sp, #16]
  4026c0:	ldr	w0, [x0, #4]
  4026c4:	str	w0, [sp, #32]
  4026c8:	ldr	x0, [sp, #24]
  4026cc:	bl	401b80 <getpwnam@plt>
  4026d0:	str	x0, [sp, #40]
  4026d4:	ldr	x0, [sp, #40]
  4026d8:	cmp	x0, #0x0
  4026dc:	b.ne	4026e8 <ferror@plt+0x888>  // b.any
  4026e0:	mov	w0, #0x0                   	// #0
  4026e4:	b	4027a4 <ferror@plt+0x944>
  4026e8:	ldr	x0, [sp, #16]
  4026ec:	ldr	w1, [x0]
  4026f0:	ldr	x0, [sp, #40]
  4026f4:	ldr	w0, [x0, #20]
  4026f8:	cmp	w1, w0
  4026fc:	b.ne	402708 <ferror@plt+0x8a8>  // b.any
  402700:	mov	w0, #0x1                   	// #1
  402704:	b	4027a4 <ferror@plt+0x944>
  402708:	ldr	x0, [sp, #40]
  40270c:	ldr	w1, [x0, #20]
  402710:	ldr	x0, [sp, #16]
  402714:	ldr	x0, [x0, #8]
  402718:	add	x2, sp, #0x20
  40271c:	mov	x3, x2
  402720:	mov	x2, x0
  402724:	ldr	x0, [sp, #24]
  402728:	bl	401cb0 <getgrouplist@plt>
  40272c:	str	w0, [sp, #36]
  402730:	ldr	w0, [sp, #36]
  402734:	cmp	w0, #0x0
  402738:	b.ge	402794 <ferror@plt+0x934>  // b.tcont
  40273c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402740:	add	x0, x0, #0x800
  402744:	bl	401e00 <gettext@plt>
  402748:	mov	x1, x0
  40274c:	mov	w0, #0x1                   	// #1
  402750:	bl	401d80 <errx@plt>
  402754:	ldr	x0, [sp, #16]
  402758:	ldr	w1, [x0]
  40275c:	ldr	x0, [sp, #16]
  402760:	ldr	x2, [x0, #8]
  402764:	ldr	w0, [sp, #32]
  402768:	sxtw	x0, w0
  40276c:	lsl	x0, x0, #2
  402770:	add	x0, x2, x0
  402774:	ldr	w0, [x0]
  402778:	cmp	w1, w0
  40277c:	b.ne	402788 <ferror@plt+0x928>  // b.any
  402780:	mov	w0, #0x1                   	// #1
  402784:	b	4027a4 <ferror@plt+0x944>
  402788:	ldr	w0, [sp, #32]
  40278c:	sub	w0, w0, #0x1
  402790:	str	w0, [sp, #32]
  402794:	ldr	w0, [sp, #32]
  402798:	cmp	w0, #0x0
  40279c:	b.ge	402754 <ferror@plt+0x8f4>  // b.tcont
  4027a0:	mov	w0, #0x0                   	// #0
  4027a4:	ldp	x29, x30, [sp], #48
  4027a8:	ret
  4027ac:	stp	x29, x30, [sp, #-192]!
  4027b0:	mov	x29, sp
  4027b4:	str	x19, [sp, #16]
  4027b8:	str	w0, [sp, #44]
  4027bc:	str	x1, [sp, #32]
  4027c0:	mov	w0, #0x1                   	// #1
  4027c4:	str	w0, [sp, #188]
  4027c8:	str	xzr, [sp, #176]
  4027cc:	str	xzr, [sp, #168]
  4027d0:	mov	w0, #0x12c                 	// #300
  4027d4:	str	w0, [sp, #164]
  4027d8:	str	xzr, [sp, #152]
  4027dc:	str	wzr, [sp, #148]
  4027e0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4027e4:	add	x1, x0, #0x838
  4027e8:	mov	w0, #0x6                   	// #6
  4027ec:	bl	401e50 <setlocale@plt>
  4027f0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4027f4:	add	x1, x0, #0x840
  4027f8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4027fc:	add	x0, x0, #0x858
  402800:	bl	401b50 <bindtextdomain@plt>
  402804:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402808:	add	x0, x0, #0x858
  40280c:	bl	401c10 <textdomain@plt>
  402810:	bl	40241c <ferror@plt+0x5bc>
  402814:	b	40298c <ferror@plt+0xb2c>
  402818:	ldr	w0, [sp, #144]
  40281c:	cmp	w0, #0x74
  402820:	b.eq	4028a4 <ferror@plt+0xa44>  // b.none
  402824:	ldr	w0, [sp, #144]
  402828:	cmp	w0, #0x74
  40282c:	b.gt	402950 <ferror@plt+0xaf0>
  402830:	ldr	w0, [sp, #144]
  402834:	cmp	w0, #0x6e
  402838:	b.eq	40287c <ferror@plt+0xa1c>  // b.none
  40283c:	ldr	w0, [sp, #144]
  402840:	cmp	w0, #0x6e
  402844:	b.gt	402950 <ferror@plt+0xaf0>
  402848:	ldr	w0, [sp, #144]
  40284c:	cmp	w0, #0x68
  402850:	b.eq	40294c <ferror@plt+0xaec>  // b.none
  402854:	ldr	w0, [sp, #144]
  402858:	cmp	w0, #0x68
  40285c:	b.gt	402950 <ferror@plt+0xaf0>
  402860:	ldr	w0, [sp, #144]
  402864:	cmp	w0, #0x56
  402868:	b.eq	402918 <ferror@plt+0xab8>  // b.none
  40286c:	ldr	w0, [sp, #144]
  402870:	cmp	w0, #0x67
  402874:	b.eq	402900 <ferror@plt+0xaa0>  // b.none
  402878:	b	402950 <ferror@plt+0xaf0>
  40287c:	bl	401a30 <geteuid@plt>
  402880:	cmp	w0, #0x0
  402884:	b.ne	402890 <ferror@plt+0xa30>  // b.any
  402888:	str	wzr, [sp, #188]
  40288c:	b	40298c <ferror@plt+0xb2c>
  402890:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402894:	add	x0, x0, #0x868
  402898:	bl	401e00 <gettext@plt>
  40289c:	bl	401d30 <warnx@plt>
  4028a0:	b	40298c <ferror@plt+0xb2c>
  4028a4:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4028a8:	add	x0, x0, #0x2b0
  4028ac:	ldr	x19, [x0]
  4028b0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4028b4:	add	x0, x0, #0x890
  4028b8:	bl	401e00 <gettext@plt>
  4028bc:	mov	x1, x0
  4028c0:	mov	x0, x19
  4028c4:	bl	40468c <ferror@plt+0x282c>
  4028c8:	str	w0, [sp, #164]
  4028cc:	ldr	w0, [sp, #164]
  4028d0:	cmp	w0, #0x0
  4028d4:	b.ne	40298c <ferror@plt+0xb2c>  // b.any
  4028d8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4028dc:	add	x0, x0, #0x8b0
  4028e0:	bl	401e00 <gettext@plt>
  4028e4:	mov	x1, x0
  4028e8:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4028ec:	add	x0, x0, #0x2b0
  4028f0:	ldr	x0, [x0]
  4028f4:	mov	x2, x0
  4028f8:	mov	w0, #0x1                   	// #1
  4028fc:	bl	401d80 <errx@plt>
  402900:	adrp	x0, 418000 <ferror@plt+0x161a0>
  402904:	add	x0, x0, #0x2b0
  402908:	ldr	x0, [x0]
  40290c:	bl	4025fc <ferror@plt+0x79c>
  402910:	str	x0, [sp, #176]
  402914:	b	40298c <ferror@plt+0xb2c>
  402918:	adrp	x0, 406000 <ferror@plt+0x41a0>
  40291c:	add	x0, x0, #0x8d0
  402920:	bl	401e00 <gettext@plt>
  402924:	mov	x3, x0
  402928:	adrp	x0, 418000 <ferror@plt+0x161a0>
  40292c:	add	x0, x0, #0x2d0
  402930:	ldr	x1, [x0]
  402934:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402938:	add	x2, x0, #0x8e0
  40293c:	mov	x0, x3
  402940:	bl	401da0 <printf@plt>
  402944:	mov	w0, #0x0                   	// #0
  402948:	bl	4019d0 <exit@plt>
  40294c:	bl	40243c <ferror@plt+0x5dc>
  402950:	adrp	x0, 418000 <ferror@plt+0x161a0>
  402954:	add	x0, x0, #0x2a8
  402958:	ldr	x19, [x0]
  40295c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402960:	add	x0, x0, #0x8f8
  402964:	bl	401e00 <gettext@plt>
  402968:	mov	x1, x0
  40296c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  402970:	add	x0, x0, #0x2d0
  402974:	ldr	x0, [x0]
  402978:	mov	x2, x0
  40297c:	mov	x0, x19
  402980:	bl	401e20 <fprintf@plt>
  402984:	mov	w0, #0x1                   	// #1
  402988:	bl	4019d0 <exit@plt>
  40298c:	mov	x4, #0x0                   	// #0
  402990:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402994:	add	x3, x0, #0xa38
  402998:	adrp	x0, 406000 <ferror@plt+0x41a0>
  40299c:	add	x2, x0, #0x920
  4029a0:	ldr	x1, [sp, #32]
  4029a4:	ldr	w0, [sp, #44]
  4029a8:	bl	401c20 <getopt_long@plt>
  4029ac:	str	w0, [sp, #144]
  4029b0:	ldr	w0, [sp, #144]
  4029b4:	cmn	w0, #0x1
  4029b8:	b.ne	402818 <ferror@plt+0x9b8>  // b.any
  4029bc:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4029c0:	add	x0, x0, #0x2b8
  4029c4:	ldr	w0, [x0]
  4029c8:	ldr	w1, [sp, #44]
  4029cc:	sub	w0, w1, w0
  4029d0:	str	w0, [sp, #44]
  4029d4:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4029d8:	add	x0, x0, #0x2b8
  4029dc:	ldr	w0, [x0]
  4029e0:	sxtw	x0, w0
  4029e4:	lsl	x0, x0, #3
  4029e8:	ldr	x1, [sp, #32]
  4029ec:	add	x0, x1, x0
  4029f0:	str	x0, [sp, #32]
  4029f4:	ldr	w0, [sp, #44]
  4029f8:	cmp	w0, #0x1
  4029fc:	b.ne	402a28 <ferror@plt+0xbc8>  // b.any
  402a00:	ldr	x0, [sp, #32]
  402a04:	ldr	x0, [x0]
  402a08:	mov	w1, #0x0                   	// #0
  402a0c:	bl	401c00 <access@plt>
  402a10:	cmp	w0, #0x0
  402a14:	b.ne	402a28 <ferror@plt+0xbc8>  // b.any
  402a18:	ldr	x0, [sp, #32]
  402a1c:	ldr	x0, [x0]
  402a20:	str	x0, [sp, #168]
  402a24:	b	402a44 <ferror@plt+0xbe4>
  402a28:	ldr	w0, [sp, #44]
  402a2c:	cmp	w0, #0x0
  402a30:	b.le	402a44 <ferror@plt+0xbe4>
  402a34:	ldr	x0, [sp, #32]
  402a38:	str	x0, [sp, #152]
  402a3c:	ldr	w0, [sp, #44]
  402a40:	str	w0, [sp, #148]
  402a44:	add	x0, sp, #0x38
  402a48:	ldr	w4, [sp, #188]
  402a4c:	mov	x3, x0
  402a50:	ldr	w2, [sp, #148]
  402a54:	ldr	x1, [sp, #152]
  402a58:	ldr	x0, [sp, #168]
  402a5c:	bl	402f5c <ferror@plt+0x10fc>
  402a60:	str	x0, [sp, #136]
  402a64:	ldr	x0, [sp, #136]
  402a68:	str	x0, [sp, #104]
  402a6c:	ldr	x0, [sp, #56]
  402a70:	str	x0, [sp, #112]
  402a74:	b	402b40 <ferror@plt+0xce0>
  402a78:	ldr	x0, [sp, #128]
  402a7c:	ldrsb	w0, [x0, #44]
  402a80:	cmp	w0, #0x0
  402a84:	b.ne	402a8c <ferror@plt+0xc2c>  // b.any
  402a88:	b	402b40 <ferror@plt+0xce0>
  402a8c:	ldr	x0, [sp, #128]
  402a90:	ldrsh	w0, [x0]
  402a94:	cmp	w0, #0x7
  402a98:	b.eq	402aa0 <ferror@plt+0xc40>  // b.none
  402a9c:	b	402b40 <ferror@plt+0xce0>
  402aa0:	ldr	x0, [sp, #128]
  402aa4:	ldrsb	w0, [x0, #8]
  402aa8:	cmp	w0, #0x0
  402aac:	b.eq	402b40 <ferror@plt+0xce0>  // b.none
  402ab0:	ldr	x0, [sp, #128]
  402ab4:	ldrsb	w0, [x0, #8]
  402ab8:	cmp	w0, #0x3a
  402abc:	b.ne	402ac4 <ferror@plt+0xc64>  // b.any
  402ac0:	b	402b40 <ferror@plt+0xce0>
  402ac4:	ldr	x0, [sp, #176]
  402ac8:	cmp	x0, #0x0
  402acc:	b.eq	402aec <ferror@plt+0xc8c>  // b.none
  402ad0:	ldr	x0, [sp, #128]
  402ad4:	add	x0, x0, #0x2c
  402ad8:	ldr	x1, [sp, #176]
  402adc:	bl	4026ac <ferror@plt+0x84c>
  402ae0:	cmp	w0, #0x0
  402ae4:	b.ne	402aec <ferror@plt+0xc8c>  // b.any
  402ae8:	b	402b40 <ferror@plt+0xce0>
  402aec:	ldr	x0, [sp, #128]
  402af0:	add	x1, x0, #0x8
  402af4:	add	x0, sp, #0x40
  402af8:	mov	x3, #0x21                  	// #33
  402afc:	mov	x2, #0x20                  	// #32
  402b00:	bl	402248 <ferror@plt+0x3e8>
  402b04:	ldr	w2, [sp, #164]
  402b08:	add	x1, sp, #0x40
  402b0c:	add	x0, sp, #0x68
  402b10:	mov	w3, w2
  402b14:	mov	x2, x1
  402b18:	mov	x1, #0x1                   	// #1
  402b1c:	bl	40342c <ferror@plt+0x15cc>
  402b20:	str	x0, [sp, #120]
  402b24:	ldr	x0, [sp, #120]
  402b28:	cmp	x0, #0x0
  402b2c:	b.eq	402b40 <ferror@plt+0xce0>  // b.none
  402b30:	ldr	x1, [sp, #120]
  402b34:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402b38:	add	x0, x0, #0x928
  402b3c:	bl	401d30 <warnx@plt>
  402b40:	bl	401df0 <getutxent@plt>
  402b44:	str	x0, [sp, #128]
  402b48:	ldr	x0, [sp, #128]
  402b4c:	cmp	x0, #0x0
  402b50:	b.ne	402a78 <ferror@plt+0xc18>  // b.any
  402b54:	bl	401ca0 <endutxent@plt>
  402b58:	ldr	x0, [sp, #136]
  402b5c:	bl	401c80 <free@plt>
  402b60:	ldr	x0, [sp, #176]
  402b64:	bl	402670 <ferror@plt+0x810>
  402b68:	mov	w0, #0x0                   	// #0
  402b6c:	bl	4019d0 <exit@plt>
  402b70:	stp	x29, x30, [sp, #-32]!
  402b74:	mov	x29, sp
  402b78:	str	x0, [sp, #24]
  402b7c:	str	x1, [sp, #16]
  402b80:	ldr	x0, [sp, #24]
  402b84:	ldr	x0, [x0]
  402b88:	cmp	x0, #0x0
  402b8c:	b.eq	402bb0 <ferror@plt+0xd50>  // b.none
  402b90:	ldr	x0, [sp, #24]
  402b94:	ldr	x1, [x0]
  402b98:	ldr	x0, [sp, #24]
  402b9c:	ldr	x0, [x0, #8]
  402ba0:	sub	x0, x1, x0
  402ba4:	ldr	x1, [sp, #16]
  402ba8:	cmp	x1, x0
  402bac:	b.ls	402c00 <ferror@plt+0xda0>  // b.plast
  402bb0:	ldr	x0, [sp, #24]
  402bb4:	ldr	x1, [x0]
  402bb8:	ldr	x3, [sp, #16]
  402bbc:	ldr	x2, [sp, #16]
  402bc0:	mov	x0, #0x80                  	// #128
  402bc4:	cmp	x3, #0x80
  402bc8:	csel	x0, x2, x0, cs  // cs = hs, nlast
  402bcc:	add	x1, x1, x0
  402bd0:	ldr	x0, [sp, #24]
  402bd4:	str	x1, [x0]
  402bd8:	ldr	x0, [sp, #24]
  402bdc:	ldr	x2, [x0, #16]
  402be0:	ldr	x0, [sp, #24]
  402be4:	ldr	x0, [x0]
  402be8:	mov	x1, x0
  402bec:	mov	x0, x2
  402bf0:	bl	4020bc <ferror@plt+0x25c>
  402bf4:	mov	x1, x0
  402bf8:	ldr	x0, [sp, #24]
  402bfc:	str	x1, [x0, #16]
  402c00:	nop
  402c04:	ldp	x29, x30, [sp], #32
  402c08:	ret
  402c0c:	stp	x29, x30, [sp, #-48]!
  402c10:	mov	x29, sp
  402c14:	str	x0, [sp, #24]
  402c18:	str	x1, [sp, #16]
  402c1c:	ldr	x0, [sp, #16]
  402c20:	bl	4019b0 <strlen@plt>
  402c24:	str	x0, [sp, #40]
  402c28:	ldr	x0, [sp, #40]
  402c2c:	add	x0, x0, #0x1
  402c30:	mov	x1, x0
  402c34:	ldr	x0, [sp, #24]
  402c38:	bl	402b70 <ferror@plt+0xd10>
  402c3c:	ldr	x0, [sp, #24]
  402c40:	ldr	x1, [x0, #16]
  402c44:	ldr	x0, [sp, #24]
  402c48:	ldr	x0, [x0, #8]
  402c4c:	add	x3, x1, x0
  402c50:	ldr	x0, [sp, #40]
  402c54:	add	x0, x0, #0x1
  402c58:	mov	x2, x0
  402c5c:	ldr	x1, [sp, #16]
  402c60:	mov	x0, x3
  402c64:	bl	401970 <memcpy@plt>
  402c68:	ldr	x0, [sp, #24]
  402c6c:	ldr	x1, [x0, #8]
  402c70:	ldr	x0, [sp, #40]
  402c74:	add	x1, x1, x0
  402c78:	ldr	x0, [sp, #24]
  402c7c:	str	x1, [x0, #8]
  402c80:	nop
  402c84:	ldp	x29, x30, [sp], #48
  402c88:	ret
  402c8c:	stp	x29, x30, [sp, #-288]!
  402c90:	mov	x29, sp
  402c94:	str	x0, [sp, #56]
  402c98:	str	x1, [sp, #48]
  402c9c:	str	x2, [sp, #240]
  402ca0:	str	x3, [sp, #248]
  402ca4:	str	x4, [sp, #256]
  402ca8:	str	x5, [sp, #264]
  402cac:	str	x6, [sp, #272]
  402cb0:	str	x7, [sp, #280]
  402cb4:	str	q0, [sp, #112]
  402cb8:	str	q1, [sp, #128]
  402cbc:	str	q2, [sp, #144]
  402cc0:	str	q3, [sp, #160]
  402cc4:	str	q4, [sp, #176]
  402cc8:	str	q5, [sp, #192]
  402ccc:	str	q6, [sp, #208]
  402cd0:	str	q7, [sp, #224]
  402cd4:	mov	x1, #0x0                   	// #0
  402cd8:	ldr	x0, [sp, #56]
  402cdc:	bl	402b70 <ferror@plt+0xd10>
  402ce0:	ldr	x0, [sp, #56]
  402ce4:	ldr	x1, [x0]
  402ce8:	ldr	x0, [sp, #56]
  402cec:	ldr	x0, [x0, #8]
  402cf0:	sub	x0, x1, x0
  402cf4:	str	x0, [sp, #96]
  402cf8:	add	x0, sp, #0x120
  402cfc:	str	x0, [sp, #64]
  402d00:	add	x0, sp, #0x120
  402d04:	str	x0, [sp, #72]
  402d08:	add	x0, sp, #0xf0
  402d0c:	str	x0, [sp, #80]
  402d10:	mov	w0, #0xffffffd0            	// #-48
  402d14:	str	w0, [sp, #88]
  402d18:	mov	w0, #0xffffff80            	// #-128
  402d1c:	str	w0, [sp, #92]
  402d20:	ldr	x0, [sp, #56]
  402d24:	ldr	x1, [x0, #16]
  402d28:	ldr	x0, [sp, #56]
  402d2c:	ldr	x0, [x0, #8]
  402d30:	add	x4, x1, x0
  402d34:	add	x2, sp, #0x10
  402d38:	add	x3, sp, #0x40
  402d3c:	ldp	x0, x1, [x3]
  402d40:	stp	x0, x1, [x2]
  402d44:	ldp	x0, x1, [x3, #16]
  402d48:	stp	x0, x1, [x2, #16]
  402d4c:	add	x0, sp, #0x10
  402d50:	mov	x3, x0
  402d54:	ldr	x2, [sp, #48]
  402d58:	ldr	x1, [sp, #96]
  402d5c:	mov	x0, x4
  402d60:	bl	401d60 <vsnprintf@plt>
  402d64:	str	w0, [sp, #108]
  402d68:	ldr	w0, [sp, #108]
  402d6c:	cmp	w0, #0x0
  402d70:	b.lt	402e20 <ferror@plt+0xfc0>  // b.tstop
  402d74:	ldrsw	x0, [sp, #108]
  402d78:	ldr	x1, [sp, #96]
  402d7c:	cmp	x1, x0
  402d80:	b.hi	402e20 <ferror@plt+0xfc0>  // b.pmore
  402d84:	ldrsw	x0, [sp, #108]
  402d88:	add	x0, x0, #0x1
  402d8c:	mov	x1, x0
  402d90:	ldr	x0, [sp, #56]
  402d94:	bl	402b70 <ferror@plt+0xd10>
  402d98:	ldr	x0, [sp, #56]
  402d9c:	ldr	x1, [x0]
  402da0:	ldr	x0, [sp, #56]
  402da4:	ldr	x0, [x0, #8]
  402da8:	sub	x0, x1, x0
  402dac:	str	x0, [sp, #96]
  402db0:	add	x0, sp, #0x120
  402db4:	str	x0, [sp, #64]
  402db8:	add	x0, sp, #0x120
  402dbc:	str	x0, [sp, #72]
  402dc0:	add	x0, sp, #0xf0
  402dc4:	str	x0, [sp, #80]
  402dc8:	mov	w0, #0xffffffd0            	// #-48
  402dcc:	str	w0, [sp, #88]
  402dd0:	mov	w0, #0xffffff80            	// #-128
  402dd4:	str	w0, [sp, #92]
  402dd8:	ldr	x0, [sp, #56]
  402ddc:	ldr	x1, [x0, #16]
  402de0:	ldr	x0, [sp, #56]
  402de4:	ldr	x0, [x0, #8]
  402de8:	add	x4, x1, x0
  402dec:	add	x2, sp, #0x10
  402df0:	add	x3, sp, #0x40
  402df4:	ldp	x0, x1, [x3]
  402df8:	stp	x0, x1, [x2]
  402dfc:	ldp	x0, x1, [x3, #16]
  402e00:	stp	x0, x1, [x2, #16]
  402e04:	add	x0, sp, #0x10
  402e08:	mov	x3, x0
  402e0c:	ldr	x2, [sp, #48]
  402e10:	ldr	x1, [sp, #96]
  402e14:	mov	x0, x4
  402e18:	bl	401d60 <vsnprintf@plt>
  402e1c:	str	w0, [sp, #108]
  402e20:	ldr	w0, [sp, #108]
  402e24:	cmp	w0, #0x0
  402e28:	b.le	402e44 <ferror@plt+0xfe4>
  402e2c:	ldr	x0, [sp, #56]
  402e30:	ldr	x1, [x0, #8]
  402e34:	ldrsw	x0, [sp, #108]
  402e38:	add	x1, x1, x0
  402e3c:	ldr	x0, [sp, #56]
  402e40:	str	x1, [x0, #8]
  402e44:	nop
  402e48:	ldp	x29, x30, [sp], #288
  402e4c:	ret
  402e50:	stp	x29, x30, [sp, #-48]!
  402e54:	mov	x29, sp
  402e58:	str	x0, [sp, #24]
  402e5c:	str	w1, [sp, #20]
  402e60:	bl	401c60 <__ctype_b_loc@plt>
  402e64:	ldr	x1, [x0]
  402e68:	ldrsw	x0, [sp, #20]
  402e6c:	lsl	x0, x0, #1
  402e70:	add	x0, x1, x0
  402e74:	ldrh	w0, [x0]
  402e78:	and	w0, w0, #0x4000
  402e7c:	cmp	w0, #0x0
  402e80:	b.ne	402eb4 <ferror@plt+0x1054>  // b.any
  402e84:	ldr	w0, [sp, #20]
  402e88:	cmp	w0, #0x7
  402e8c:	b.eq	402eb4 <ferror@plt+0x1054>  // b.none
  402e90:	ldr	w0, [sp, #20]
  402e94:	cmp	w0, #0x9
  402e98:	b.eq	402eb4 <ferror@plt+0x1054>  // b.none
  402e9c:	ldr	w0, [sp, #20]
  402ea0:	cmp	w0, #0xd
  402ea4:	b.eq	402eb4 <ferror@plt+0x1054>  // b.none
  402ea8:	ldr	w0, [sp, #20]
  402eac:	cmp	w0, #0xa
  402eb0:	b.ne	402ef0 <ferror@plt+0x1090>  // b.any
  402eb4:	mov	x1, #0x1                   	// #1
  402eb8:	ldr	x0, [sp, #24]
  402ebc:	bl	402b70 <ferror@plt+0xd10>
  402ec0:	ldr	x0, [sp, #24]
  402ec4:	ldr	x1, [x0, #16]
  402ec8:	ldr	x0, [sp, #24]
  402ecc:	ldr	x0, [x0, #8]
  402ed0:	add	x3, x0, #0x1
  402ed4:	ldr	x2, [sp, #24]
  402ed8:	str	x3, [x2, #8]
  402edc:	add	x0, x1, x0
  402ee0:	ldr	w1, [sp, #20]
  402ee4:	sxtb	w1, w1
  402ee8:	strb	w1, [x0]
  402eec:	b	402f50 <ferror@plt+0x10f0>
  402ef0:	ldr	w0, [sp, #20]
  402ef4:	bl	4022b0 <ferror@plt+0x450>
  402ef8:	cmp	w0, #0x0
  402efc:	b.ne	402f20 <ferror@plt+0x10c0>  // b.any
  402f00:	ldr	w0, [sp, #20]
  402f04:	and	w0, w0, #0xff
  402f08:	mov	w2, w0
  402f0c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  402f10:	add	x1, x0, #0x930
  402f14:	ldr	x0, [sp, #24]
  402f18:	bl	402c8c <ferror@plt+0xe2c>
  402f1c:	b	402f50 <ferror@plt+0x10f0>
  402f20:	mov	w0, #0x5e                  	// #94
  402f24:	strb	w0, [sp, #40]
  402f28:	ldr	w0, [sp, #20]
  402f2c:	sxtb	w0, w0
  402f30:	eor	w0, w0, #0x40
  402f34:	sxtb	w0, w0
  402f38:	strb	w0, [sp, #41]
  402f3c:	strb	wzr, [sp, #42]
  402f40:	add	x0, sp, #0x28
  402f44:	mov	x1, x0
  402f48:	ldr	x0, [sp, #24]
  402f4c:	bl	402c0c <ferror@plt+0xdac>
  402f50:	nop
  402f54:	ldp	x29, x30, [sp], #48
  402f58:	ret
  402f5c:	stp	x29, x30, [sp, #-192]!
  402f60:	mov	x29, sp
  402f64:	stp	x19, x20, [sp, #16]
  402f68:	str	x0, [sp, #56]
  402f6c:	str	x1, [sp, #48]
  402f70:	str	w2, [sp, #44]
  402f74:	str	x3, [sp, #32]
  402f78:	str	w4, [sp, #40]
  402f7c:	stp	xzr, xzr, [sp, #80]
  402f80:	str	xzr, [sp, #96]
  402f84:	add	x0, sp, #0x50
  402f88:	str	x0, [sp, #144]
  402f8c:	mov	w0, #0x2b                  	// #43
  402f90:	bl	401d40 <sysconf@plt>
  402f94:	str	x0, [sp, #176]
  402f98:	ldr	x0, [sp, #176]
  402f9c:	cmp	x0, #0x0
  402fa0:	b.gt	402fac <ferror@plt+0x114c>
  402fa4:	mov	x0, #0x200                 	// #512
  402fa8:	str	x0, [sp, #176]
  402fac:	ldr	x0, [sp, #176]
  402fb0:	bl	40206c <ferror@plt+0x20c>
  402fb4:	str	x0, [sp, #136]
  402fb8:	ldr	w0, [sp, #40]
  402fbc:	cmp	w0, #0x1
  402fc0:	b.ne	403140 <ferror@plt+0x12e0>  // b.any
  402fc4:	bl	4021e4 <ferror@plt+0x384>
  402fc8:	str	x0, [sp, #128]
  402fcc:	bl	401e10 <getlogin@plt>
  402fd0:	str	x0, [sp, #168]
  402fd4:	ldr	x0, [sp, #168]
  402fd8:	cmp	x0, #0x0
  402fdc:	b.eq	402ff0 <ferror@plt+0x1190>  // b.none
  402fe0:	ldr	x0, [sp, #168]
  402fe4:	ldrsb	w0, [x0]
  402fe8:	cmp	w0, #0x0
  402fec:	b.ne	403020 <ferror@plt+0x11c0>  // b.any
  402ff0:	bl	401a60 <getuid@plt>
  402ff4:	bl	401c40 <getpwuid@plt>
  402ff8:	str	x0, [sp, #120]
  402ffc:	ldr	x0, [sp, #120]
  403000:	cmp	x0, #0x0
  403004:	b.eq	403014 <ferror@plt+0x11b4>  // b.none
  403008:	ldr	x0, [sp, #120]
  40300c:	ldr	x0, [x0]
  403010:	b	40301c <ferror@plt+0x11bc>
  403014:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403018:	add	x0, x0, #0x938
  40301c:	str	x0, [sp, #168]
  403020:	ldr	x0, [sp, #168]
  403024:	cmp	x0, #0x0
  403028:	b.ne	403048 <ferror@plt+0x11e8>  // b.any
  40302c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403030:	add	x0, x0, #0x940
  403034:	str	x0, [sp, #168]
  403038:	adrp	x0, 406000 <ferror@plt+0x41a0>
  40303c:	add	x0, x0, #0x948
  403040:	bl	401e00 <gettext@plt>
  403044:	bl	401c50 <warn@plt>
  403048:	mov	w0, #0x1                   	// #1
  40304c:	bl	401a40 <ttyname@plt>
  403050:	str	x0, [sp, #160]
  403054:	ldr	x0, [sp, #160]
  403058:	cmp	x0, #0x0
  40305c:	b.ne	403070 <ferror@plt+0x1210>  // b.any
  403060:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403064:	add	x0, x0, #0x960
  403068:	str	x0, [sp, #160]
  40306c:	b	403098 <ferror@plt+0x1238>
  403070:	mov	x2, #0x5                   	// #5
  403074:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403078:	add	x1, x0, #0x970
  40307c:	ldr	x0, [sp, #160]
  403080:	bl	401b40 <strncmp@plt>
  403084:	cmp	w0, #0x0
  403088:	b.ne	403098 <ferror@plt+0x1238>  // b.any
  40308c:	ldr	x0, [sp, #160]
  403090:	add	x0, x0, #0x5
  403094:	str	x0, [sp, #160]
  403098:	add	x0, sp, #0x48
  40309c:	bl	401b00 <time@plt>
  4030a0:	add	x0, sp, #0x48
  4030a4:	bl	401a90 <ctime@plt>
  4030a8:	bl	402178 <ferror@plt+0x318>
  4030ac:	str	x0, [sp, #112]
  4030b0:	ldr	x0, [sp, #112]
  4030b4:	bl	4019b0 <strlen@plt>
  4030b8:	sub	x0, x0, #0x1
  4030bc:	ldr	x1, [sp, #112]
  4030c0:	add	x0, x1, x0
  4030c4:	strb	wzr, [x0]
  4030c8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4030cc:	add	x3, x0, #0x978
  4030d0:	mov	w2, #0x4f                  	// #79
  4030d4:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4030d8:	add	x1, x0, #0x980
  4030dc:	ldr	x0, [sp, #144]
  4030e0:	bl	402c8c <ferror@plt+0xe2c>
  4030e4:	ldr	x19, [sp, #176]
  4030e8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4030ec:	add	x0, x0, #0x988
  4030f0:	bl	401e00 <gettext@plt>
  4030f4:	ldr	x6, [sp, #112]
  4030f8:	ldr	x5, [sp, #160]
  4030fc:	ldr	x4, [sp, #128]
  403100:	ldr	x3, [sp, #168]
  403104:	mov	x2, x0
  403108:	mov	x1, x19
  40310c:	ldr	x0, [sp, #136]
  403110:	bl	401ab0 <snprintf@plt>
  403114:	ldr	x4, [sp, #136]
  403118:	mov	w3, #0x4f                  	// #79
  40311c:	mov	w2, #0x4f                  	// #79
  403120:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403124:	add	x1, x0, #0x9b0
  403128:	ldr	x0, [sp, #144]
  40312c:	bl	402c8c <ferror@plt+0xe2c>
  403130:	ldr	x0, [sp, #128]
  403134:	bl	401c80 <free@plt>
  403138:	ldr	x0, [sp, #112]
  40313c:	bl	401c80 <free@plt>
  403140:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403144:	add	x3, x0, #0x978
  403148:	mov	w2, #0x4f                  	// #79
  40314c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403150:	add	x1, x0, #0x9c0
  403154:	ldr	x0, [sp, #144]
  403158:	bl	402c8c <ferror@plt+0xe2c>
  40315c:	ldr	x0, [sp, #48]
  403160:	cmp	x0, #0x0
  403164:	b.eq	4031e4 <ferror@plt+0x1384>  // b.none
  403168:	str	wzr, [sp, #156]
  40316c:	b	4031c0 <ferror@plt+0x1360>
  403170:	ldrsw	x0, [sp, #156]
  403174:	lsl	x0, x0, #3
  403178:	ldr	x1, [sp, #48]
  40317c:	add	x0, x1, x0
  403180:	ldr	x0, [x0]
  403184:	mov	x1, x0
  403188:	ldr	x0, [sp, #144]
  40318c:	bl	402c0c <ferror@plt+0xdac>
  403190:	ldr	w0, [sp, #44]
  403194:	sub	w0, w0, #0x1
  403198:	ldr	w1, [sp, #156]
  40319c:	cmp	w1, w0
  4031a0:	b.ge	4031b4 <ferror@plt+0x1354>  // b.tcont
  4031a4:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4031a8:	add	x1, x0, #0x978
  4031ac:	ldr	x0, [sp, #144]
  4031b0:	bl	402c0c <ferror@plt+0xdac>
  4031b4:	ldr	w0, [sp, #156]
  4031b8:	add	w0, w0, #0x1
  4031bc:	str	w0, [sp, #156]
  4031c0:	ldr	w1, [sp, #156]
  4031c4:	ldr	w0, [sp, #44]
  4031c8:	cmp	w1, w0
  4031cc:	b.lt	403170 <ferror@plt+0x1310>  // b.tstop
  4031d0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4031d4:	add	x1, x0, #0x9c8
  4031d8:	ldr	x0, [sp, #144]
  4031dc:	bl	402c0c <ferror@plt+0xdac>
  4031e0:	b	403364 <ferror@plt+0x1504>
  4031e4:	ldr	x0, [sp, #56]
  4031e8:	cmp	x0, #0x0
  4031ec:	b.eq	40333c <ferror@plt+0x14dc>  // b.none
  4031f0:	bl	401a60 <getuid@plt>
  4031f4:	str	w0, [sp, #108]
  4031f8:	ldr	w0, [sp, #108]
  4031fc:	cmp	w0, #0x0
  403200:	b.eq	403248 <ferror@plt+0x13e8>  // b.none
  403204:	bl	401a30 <geteuid@plt>
  403208:	mov	w1, w0
  40320c:	ldr	w0, [sp, #108]
  403210:	cmp	w0, w1
  403214:	b.ne	40322c <ferror@plt+0x13cc>  // b.any
  403218:	bl	401c90 <getgid@plt>
  40321c:	mov	w19, w0
  403220:	bl	401a00 <getegid@plt>
  403224:	cmp	w19, w0
  403228:	b.eq	403248 <ferror@plt+0x13e8>  // b.none
  40322c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403230:	add	x0, x0, #0x9d0
  403234:	bl	401e00 <gettext@plt>
  403238:	ldr	x2, [sp, #56]
  40323c:	mov	x1, x0
  403240:	mov	w0, #0x1                   	// #1
  403244:	bl	401d80 <errx@plt>
  403248:	adrp	x0, 418000 <ferror@plt+0x161a0>
  40324c:	add	x0, x0, #0x2c8
  403250:	ldr	x0, [x0]
  403254:	mov	x2, x0
  403258:	adrp	x0, 406000 <ferror@plt+0x41a0>
  40325c:	add	x1, x0, #0x9f0
  403260:	ldr	x0, [sp, #56]
  403264:	bl	401cd0 <freopen@plt>
  403268:	cmp	x0, #0x0
  40326c:	b.ne	40333c <ferror@plt+0x14dc>  // b.any
  403270:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403274:	add	x0, x0, #0x9f8
  403278:	bl	401e00 <gettext@plt>
  40327c:	ldr	x2, [sp, #56]
  403280:	mov	x1, x0
  403284:	mov	w0, #0x1                   	// #1
  403288:	bl	401e40 <err@plt>
  40328c:	mov	w19, #0x0                   	// #0
  403290:	ldr	x0, [sp, #136]
  403294:	str	x0, [sp, #184]
  403298:	b	403328 <ferror@plt+0x14c8>
  40329c:	cmp	w19, #0x4f
  4032a0:	b.eq	4032c4 <ferror@plt+0x1464>  // b.none
  4032a4:	cmp	w20, #0xa
  4032a8:	b.ne	4032e0 <ferror@plt+0x1480>  // b.any
  4032ac:	b	4032c4 <ferror@plt+0x1464>
  4032b0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4032b4:	add	x1, x0, #0x978
  4032b8:	ldr	x0, [sp, #144]
  4032bc:	bl	402c0c <ferror@plt+0xdac>
  4032c0:	add	w19, w19, #0x1
  4032c4:	cmp	w19, #0x4e
  4032c8:	b.le	4032b0 <ferror@plt+0x1450>
  4032cc:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4032d0:	add	x1, x0, #0x9c8
  4032d4:	ldr	x0, [sp, #144]
  4032d8:	bl	402c0c <ferror@plt+0xdac>
  4032dc:	mov	w19, #0x0                   	// #0
  4032e0:	cmp	w20, #0x9
  4032e4:	b.ne	403304 <ferror@plt+0x14a4>  // b.any
  4032e8:	negs	w1, w19
  4032ec:	and	w0, w19, #0x7
  4032f0:	and	w1, w1, #0x7
  4032f4:	csneg	w0, w0, w1, mi  // mi = first
  4032f8:	mov	w1, #0x7                   	// #7
  4032fc:	sub	w0, w1, w0
  403300:	add	w19, w19, w0
  403304:	cmp	w20, #0xa
  403308:	b.eq	403318 <ferror@plt+0x14b8>  // b.none
  40330c:	mov	w1, w20
  403310:	ldr	x0, [sp, #144]
  403314:	bl	402e50 <ferror@plt+0xff0>
  403318:	ldr	x0, [sp, #184]
  40331c:	add	x0, x0, #0x1
  403320:	str	x0, [sp, #184]
  403324:	add	w19, w19, #0x1
  403328:	ldr	x0, [sp, #184]
  40332c:	ldrsb	w0, [x0]
  403330:	mov	w20, w0
  403334:	cmp	w20, #0x0
  403338:	b.ne	40329c <ferror@plt+0x143c>  // b.any
  40333c:	ldr	x0, [sp, #176]
  403340:	mov	w1, w0
  403344:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403348:	add	x0, x0, #0x2c8
  40334c:	ldr	x0, [x0]
  403350:	mov	x2, x0
  403354:	ldr	x0, [sp, #136]
  403358:	bl	401e30 <fgets@plt>
  40335c:	cmp	x0, #0x0
  403360:	b.ne	40328c <ferror@plt+0x142c>  // b.any
  403364:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403368:	add	x3, x0, #0x978
  40336c:	mov	w2, #0x4f                  	// #79
  403370:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403374:	add	x1, x0, #0x9c0
  403378:	ldr	x0, [sp, #144]
  40337c:	bl	402c8c <ferror@plt+0xe2c>
  403380:	ldr	x0, [sp, #136]
  403384:	bl	401c80 <free@plt>
  403388:	ldr	x0, [sp, #144]
  40338c:	ldr	x1, [x0, #16]
  403390:	ldr	x0, [sp, #144]
  403394:	ldr	x0, [x0, #8]
  403398:	add	x0, x1, x0
  40339c:	strb	wzr, [x0]
  4033a0:	ldr	x0, [sp, #144]
  4033a4:	ldr	x1, [x0, #8]
  4033a8:	ldr	x0, [sp, #32]
  4033ac:	str	x1, [x0]
  4033b0:	ldr	x0, [sp, #144]
  4033b4:	ldr	x0, [x0, #16]
  4033b8:	ldp	x19, x20, [sp, #16]
  4033bc:	ldp	x29, x30, [sp], #192
  4033c0:	ret
  4033c4:	stp	x29, x30, [sp, #-48]!
  4033c8:	mov	x29, sp
  4033cc:	str	w0, [sp, #28]
  4033d0:	ldr	w0, [sp, #28]
  4033d4:	bl	401af0 <fsync@plt>
  4033d8:	cmp	w0, #0x0
  4033dc:	cset	w0, ne  // ne = any
  4033e0:	and	w0, w0, #0xff
  4033e4:	str	w0, [sp, #44]
  4033e8:	ldr	w0, [sp, #28]
  4033ec:	bl	401bc0 <close@plt>
  4033f0:	cmp	w0, #0x0
  4033f4:	cset	w0, ne  // ne = any
  4033f8:	and	w0, w0, #0xff
  4033fc:	str	w0, [sp, #40]
  403400:	ldr	w0, [sp, #44]
  403404:	cmp	w0, #0x0
  403408:	b.ne	403418 <ferror@plt+0x15b8>  // b.any
  40340c:	ldr	w0, [sp, #40]
  403410:	cmp	w0, #0x0
  403414:	b.eq	403420 <ferror@plt+0x15c0>  // b.none
  403418:	mov	w0, #0xffffffff            	// #-1
  40341c:	b	403424 <ferror@plt+0x15c4>
  403420:	mov	w0, #0x0                   	// #0
  403424:	ldp	x29, x30, [sp], #48
  403428:	ret
  40342c:	stp	x29, x30, [sp, #-336]!
  403430:	mov	x29, sp
  403434:	str	x0, [sp, #40]
  403438:	str	x1, [sp, #32]
  40343c:	str	x2, [sp, #24]
  403440:	str	w3, [sp, #20]
  403444:	str	wzr, [sp, #308]
  403448:	str	xzr, [sp, #296]
  40344c:	ldr	x0, [sp, #32]
  403450:	cmp	x0, #0x6
  403454:	b.ls	403484 <ferror@plt+0x1624>  // b.plast
  403458:	adrp	x0, 406000 <ferror@plt+0x41a0>
  40345c:	add	x0, x0, #0xb00
  403460:	bl	401e00 <gettext@plt>
  403464:	mov	x2, x0
  403468:	mov	x1, #0x4ff                 	// #1279
  40346c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403470:	add	x0, x0, #0x2e0
  403474:	bl	401ab0 <snprintf@plt>
  403478:	adrp	x0, 418000 <ferror@plt+0x161a0>
  40347c:	add	x0, x0, #0x2e0
  403480:	b	40394c <ferror@plt+0x1aec>
  403484:	ldr	x4, [sp, #24]
  403488:	adrp	x0, 406000 <ferror@plt+0x41a0>
  40348c:	add	x3, x0, #0xb20
  403490:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403494:	add	x2, x0, #0xb28
  403498:	mov	x1, #0xff                  	// #255
  40349c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4034a0:	add	x0, x0, #0x7e0
  4034a4:	bl	401ab0 <snprintf@plt>
  4034a8:	sxtw	x0, w0
  4034ac:	str	x0, [sp, #296]
  4034b0:	ldr	x0, [sp, #296]
  4034b4:	cmp	x0, #0x0
  4034b8:	b.lt	4034c8 <ferror@plt+0x1668>  // b.tstop
  4034bc:	ldr	x0, [sp, #296]
  4034c0:	cmp	x0, #0xfe
  4034c4:	b.ls	4034f4 <ferror@plt+0x1694>  // b.plast
  4034c8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4034cc:	add	x0, x0, #0xb30
  4034d0:	bl	401e00 <gettext@plt>
  4034d4:	mov	x2, x0
  4034d8:	mov	x1, #0x4ff                 	// #1279
  4034dc:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4034e0:	add	x0, x0, #0x2e0
  4034e4:	bl	401ab0 <snprintf@plt>
  4034e8:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4034ec:	add	x0, x0, #0x2e0
  4034f0:	b	40394c <ferror@plt+0x1aec>
  4034f4:	mov	w2, #0x0                   	// #0
  4034f8:	mov	w1, #0x801                 	// #2049
  4034fc:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403500:	add	x0, x0, #0x7e0
  403504:	bl	401b20 <open@plt>
  403508:	str	w0, [sp, #292]
  40350c:	ldr	w0, [sp, #292]
  403510:	cmp	w0, #0x0
  403514:	b.ge	4035ac <ferror@plt+0x174c>  // b.tcont
  403518:	bl	401dc0 <__errno_location@plt>
  40351c:	ldr	w0, [x0]
  403520:	cmp	w0, #0x10
  403524:	b.eq	403538 <ferror@plt+0x16d8>  // b.none
  403528:	bl	401dc0 <__errno_location@plt>
  40352c:	ldr	w0, [x0]
  403530:	cmp	w0, #0xd
  403534:	b.ne	403540 <ferror@plt+0x16e0>  // b.any
  403538:	mov	x0, #0x0                   	// #0
  40353c:	b	40394c <ferror@plt+0x1aec>
  403540:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403544:	add	x3, x0, #0x7e0
  403548:	adrp	x0, 406000 <ferror@plt+0x41a0>
  40354c:	add	x2, x0, #0xb50
  403550:	mov	x1, #0x4ff                 	// #1279
  403554:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403558:	add	x0, x0, #0x2e0
  40355c:	bl	401ab0 <snprintf@plt>
  403560:	sxtw	x0, w0
  403564:	str	x0, [sp, #296]
  403568:	ldr	x0, [sp, #296]
  40356c:	cmp	x0, #0x0
  403570:	b.lt	403580 <ferror@plt+0x1720>  // b.tstop
  403574:	ldr	x0, [sp, #296]
  403578:	cmp	x0, #0x4fe
  40357c:	b.ls	4035a0 <ferror@plt+0x1740>  // b.plast
  403580:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403584:	add	x0, x0, #0xb58
  403588:	bl	401e00 <gettext@plt>
  40358c:	mov	x2, x0
  403590:	mov	x1, #0x4ff                 	// #1279
  403594:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403598:	add	x0, x0, #0x2e0
  40359c:	bl	401ab0 <snprintf@plt>
  4035a0:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4035a4:	add	x0, x0, #0x2e0
  4035a8:	b	40394c <ferror@plt+0x1aec>
  4035ac:	str	xzr, [sp, #320]
  4035b0:	ldr	x0, [sp, #320]
  4035b4:	str	x0, [sp, #328]
  4035b8:	b	4035e8 <ferror@plt+0x1788>
  4035bc:	ldr	x0, [sp, #328]
  4035c0:	lsl	x0, x0, #4
  4035c4:	ldr	x1, [sp, #40]
  4035c8:	add	x0, x1, x0
  4035cc:	ldr	x0, [x0, #8]
  4035d0:	ldr	x1, [sp, #320]
  4035d4:	add	x0, x1, x0
  4035d8:	str	x0, [sp, #320]
  4035dc:	ldr	x0, [sp, #328]
  4035e0:	add	x0, x0, #0x1
  4035e4:	str	x0, [sp, #328]
  4035e8:	ldr	x1, [sp, #328]
  4035ec:	ldr	x0, [sp, #32]
  4035f0:	cmp	x1, x0
  4035f4:	b.cc	4035bc <ferror@plt+0x175c>  // b.lo, b.ul, b.last
  4035f8:	ldr	x0, [sp, #32]
  4035fc:	mov	w2, w0
  403600:	ldr	x1, [sp, #40]
  403604:	ldr	w0, [sp, #292]
  403608:	bl	401d70 <writev@plt>
  40360c:	str	x0, [sp, #312]
  403610:	ldr	x0, [sp, #320]
  403614:	ldr	x1, [sp, #312]
  403618:	cmp	x1, x0
  40361c:	b.ge	403930 <ferror@plt+0x1ad0>  // b.tcont
  403620:	ldr	x0, [sp, #312]
  403624:	cmp	x0, #0x0
  403628:	b.lt	403704 <ferror@plt+0x18a4>  // b.tstop
  40362c:	ldr	x0, [sp, #312]
  403630:	ldr	x1, [sp, #320]
  403634:	sub	x0, x1, x0
  403638:	str	x0, [sp, #320]
  40363c:	add	x0, sp, #0xb8
  403640:	ldr	x1, [sp, #40]
  403644:	cmp	x1, x0
  403648:	b.eq	40366c <ferror@plt+0x180c>  // b.none
  40364c:	ldr	x0, [sp, #32]
  403650:	lsl	x1, x0, #4
  403654:	add	x0, sp, #0xb8
  403658:	mov	x2, x1
  40365c:	ldr	x1, [sp, #40]
  403660:	bl	401980 <memmove@plt>
  403664:	add	x0, sp, #0xb8
  403668:	str	x0, [sp, #40]
  40366c:	str	xzr, [sp, #328]
  403670:	b	4036ac <ferror@plt+0x184c>
  403674:	ldr	x1, [sp, #312]
  403678:	ldr	x0, [sp, #40]
  40367c:	ldr	x0, [x0, #8]
  403680:	sub	x0, x1, x0
  403684:	str	x0, [sp, #312]
  403688:	ldr	x0, [sp, #40]
  40368c:	add	x0, x0, #0x10
  403690:	str	x0, [sp, #40]
  403694:	ldr	x0, [sp, #32]
  403698:	sub	x0, x0, #0x1
  40369c:	str	x0, [sp, #32]
  4036a0:	ldr	x0, [sp, #328]
  4036a4:	add	x0, x0, #0x1
  4036a8:	str	x0, [sp, #328]
  4036ac:	ldr	x0, [sp, #40]
  4036b0:	ldr	x0, [x0, #8]
  4036b4:	mov	x1, x0
  4036b8:	ldr	x0, [sp, #312]
  4036bc:	cmp	x0, x1
  4036c0:	b.ge	403674 <ferror@plt+0x1814>  // b.tcont
  4036c4:	ldr	x0, [sp, #312]
  4036c8:	cmp	x0, #0x0
  4036cc:	b.eq	403928 <ferror@plt+0x1ac8>  // b.none
  4036d0:	ldr	x0, [sp, #40]
  4036d4:	ldr	x1, [x0]
  4036d8:	ldr	x0, [sp, #312]
  4036dc:	add	x1, x1, x0
  4036e0:	ldr	x0, [sp, #40]
  4036e4:	str	x1, [x0]
  4036e8:	ldr	x0, [sp, #40]
  4036ec:	ldr	x1, [x0, #8]
  4036f0:	ldr	x0, [sp, #312]
  4036f4:	sub	x1, x1, x0
  4036f8:	ldr	x0, [sp, #40]
  4036fc:	str	x1, [x0, #8]
  403700:	b	403928 <ferror@plt+0x1ac8>
  403704:	bl	401dc0 <__errno_location@plt>
  403708:	ldr	w0, [x0]
  40370c:	cmp	w0, #0xb
  403710:	b.ne	40384c <ferror@plt+0x19ec>  // b.any
  403714:	ldr	w0, [sp, #308]
  403718:	cmp	w0, #0x0
  40371c:	b.eq	403730 <ferror@plt+0x18d0>  // b.none
  403720:	ldr	w0, [sp, #292]
  403724:	bl	401bc0 <close@plt>
  403728:	mov	w0, #0x1                   	// #1
  40372c:	bl	401990 <_exit@plt>
  403730:	bl	401aa0 <fork@plt>
  403734:	str	w0, [sp, #288]
  403738:	ldr	w0, [sp, #288]
  40373c:	cmp	w0, #0x0
  403740:	b.ge	4037b8 <ferror@plt+0x1958>  // b.tcont
  403744:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403748:	add	x0, x0, #0xb68
  40374c:	bl	401e00 <gettext@plt>
  403750:	mov	x2, x0
  403754:	mov	x1, #0x4ff                 	// #1279
  403758:	adrp	x0, 418000 <ferror@plt+0x161a0>
  40375c:	add	x0, x0, #0x2e0
  403760:	bl	401ab0 <snprintf@plt>
  403764:	sxtw	x0, w0
  403768:	str	x0, [sp, #296]
  40376c:	ldr	x0, [sp, #296]
  403770:	cmp	x0, #0x0
  403774:	b.lt	403784 <ferror@plt+0x1924>  // b.tstop
  403778:	ldr	x0, [sp, #296]
  40377c:	cmp	x0, #0x4fe
  403780:	b.ls	4037a4 <ferror@plt+0x1944>  // b.plast
  403784:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403788:	add	x0, x0, #0xb78
  40378c:	bl	401e00 <gettext@plt>
  403790:	mov	x2, x0
  403794:	mov	x1, #0x4ff                 	// #1279
  403798:	adrp	x0, 418000 <ferror@plt+0x161a0>
  40379c:	add	x0, x0, #0x2e0
  4037a0:	bl	401ab0 <snprintf@plt>
  4037a4:	ldr	w0, [sp, #292]
  4037a8:	bl	401bc0 <close@plt>
  4037ac:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4037b0:	add	x0, x0, #0x2e0
  4037b4:	b	40394c <ferror@plt+0x1aec>
  4037b8:	ldr	w0, [sp, #288]
  4037bc:	cmp	w0, #0x0
  4037c0:	b.eq	4037d4 <ferror@plt+0x1974>  // b.none
  4037c4:	ldr	w0, [sp, #292]
  4037c8:	bl	401bc0 <close@plt>
  4037cc:	mov	x0, #0x0                   	// #0
  4037d0:	b	40394c <ferror@plt+0x1aec>
  4037d4:	ldr	w0, [sp, #308]
  4037d8:	add	w0, w0, #0x1
  4037dc:	str	w0, [sp, #308]
  4037e0:	mov	x1, #0x0                   	// #0
  4037e4:	mov	w0, #0xe                   	// #14
  4037e8:	bl	401ae0 <signal@plt>
  4037ec:	mov	x1, #0x0                   	// #0
  4037f0:	mov	w0, #0xf                   	// #15
  4037f4:	bl	401ae0 <signal@plt>
  4037f8:	add	x0, sp, #0x38
  4037fc:	bl	401b30 <sigemptyset@plt>
  403800:	add	x0, sp, #0x38
  403804:	mov	x2, #0x0                   	// #0
  403808:	mov	x1, x0
  40380c:	mov	w0, #0x2                   	// #2
  403810:	bl	401a10 <sigprocmask@plt>
  403814:	ldr	w0, [sp, #20]
  403818:	bl	401de0 <alarm@plt>
  40381c:	mov	w1, #0x3                   	// #3
  403820:	ldr	w0, [sp, #292]
  403824:	bl	401d10 <fcntl@plt>
  403828:	str	w0, [sp, #284]
  40382c:	ldr	w0, [sp, #284]
  403830:	and	w0, w0, #0xfffff7ff
  403834:	sxtw	x0, w0
  403838:	mov	x2, x0
  40383c:	mov	w1, #0x4                   	// #4
  403840:	ldr	w0, [sp, #284]
  403844:	bl	401d10 <fcntl@plt>
  403848:	b	4035f8 <ferror@plt+0x1798>
  40384c:	bl	401dc0 <__errno_location@plt>
  403850:	ldr	w0, [x0]
  403854:	cmp	w0, #0x13
  403858:	b.eq	403934 <ferror@plt+0x1ad4>  // b.none
  40385c:	bl	401dc0 <__errno_location@plt>
  403860:	ldr	w0, [x0]
  403864:	cmp	w0, #0x5
  403868:	b.eq	403934 <ferror@plt+0x1ad4>  // b.none
  40386c:	ldr	w0, [sp, #292]
  403870:	bl	4033c4 <ferror@plt+0x1564>
  403874:	cmp	w0, #0x0
  403878:	b.eq	40389c <ferror@plt+0x1a3c>  // b.none
  40387c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  403880:	add	x0, x0, #0xb88
  403884:	bl	401e00 <gettext@plt>
  403888:	mov	x2, x0
  40388c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403890:	add	x1, x0, #0x7e0
  403894:	mov	x0, x2
  403898:	bl	401c50 <warn@plt>
  40389c:	ldr	w0, [sp, #308]
  4038a0:	cmp	w0, #0x0
  4038a4:	b.eq	4038b0 <ferror@plt+0x1a50>  // b.none
  4038a8:	mov	w0, #0x1                   	// #1
  4038ac:	bl	401990 <_exit@plt>
  4038b0:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4038b4:	add	x3, x0, #0x7e0
  4038b8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4038bc:	add	x2, x0, #0xb50
  4038c0:	mov	x1, #0x4ff                 	// #1279
  4038c4:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4038c8:	add	x0, x0, #0x2e0
  4038cc:	bl	401ab0 <snprintf@plt>
  4038d0:	sxtw	x0, w0
  4038d4:	str	x0, [sp, #296]
  4038d8:	ldr	x0, [sp, #296]
  4038dc:	cmp	x0, #0x0
  4038e0:	b.lt	4038f0 <ferror@plt+0x1a90>  // b.tstop
  4038e4:	ldr	x0, [sp, #296]
  4038e8:	cmp	x0, #0x4fe
  4038ec:	b.ls	40391c <ferror@plt+0x1abc>  // b.plast
  4038f0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4038f4:	add	x0, x0, #0xba0
  4038f8:	bl	401e00 <gettext@plt>
  4038fc:	mov	x1, x0
  403900:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403904:	add	x3, x0, #0x7e0
  403908:	mov	x2, x1
  40390c:	mov	x1, #0x4ff                 	// #1279
  403910:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403914:	add	x0, x0, #0x2e0
  403918:	bl	401ab0 <snprintf@plt>
  40391c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403920:	add	x0, x0, #0x2e0
  403924:	b	40394c <ferror@plt+0x1aec>
  403928:	nop
  40392c:	b	4035f8 <ferror@plt+0x1798>
  403930:	nop
  403934:	ldr	w0, [sp, #308]
  403938:	cmp	w0, #0x0
  40393c:	b.eq	403948 <ferror@plt+0x1ae8>  // b.none
  403940:	mov	w0, #0x0                   	// #0
  403944:	bl	401990 <_exit@plt>
  403948:	mov	x0, #0x0                   	// #0
  40394c:	ldp	x29, x30, [sp], #336
  403950:	ret
  403954:	sub	sp, sp, #0x10
  403958:	str	w0, [sp, #12]
  40395c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403960:	add	x0, x0, #0x290
  403964:	ldr	w1, [sp, #12]
  403968:	str	w1, [x0]
  40396c:	nop
  403970:	add	sp, sp, #0x10
  403974:	ret
  403978:	sub	sp, sp, #0x10
  40397c:	str	x0, [sp, #8]
  403980:	str	w1, [sp, #4]
  403984:	str	w2, [sp]
  403988:	b	4039d8 <ferror@plt+0x1b78>
  40398c:	ldr	x0, [sp, #8]
  403990:	ldr	x1, [x0]
  403994:	ldrsw	x0, [sp, #4]
  403998:	mov	x2, #0x0                   	// #0
  40399c:	umulh	x0, x1, x0
  4039a0:	cmp	x0, #0x0
  4039a4:	b.eq	4039ac <ferror@plt+0x1b4c>  // b.none
  4039a8:	mov	x2, #0x1                   	// #1
  4039ac:	mov	x0, x2
  4039b0:	cmp	x0, #0x0
  4039b4:	b.eq	4039c0 <ferror@plt+0x1b60>  // b.none
  4039b8:	mov	w0, #0xffffffde            	// #-34
  4039bc:	b	4039f0 <ferror@plt+0x1b90>
  4039c0:	ldr	x0, [sp, #8]
  4039c4:	ldr	x1, [x0]
  4039c8:	ldrsw	x0, [sp, #4]
  4039cc:	mul	x1, x1, x0
  4039d0:	ldr	x0, [sp, #8]
  4039d4:	str	x1, [x0]
  4039d8:	ldr	w0, [sp]
  4039dc:	sub	w1, w0, #0x1
  4039e0:	str	w1, [sp]
  4039e4:	cmp	w0, #0x0
  4039e8:	b.ne	40398c <ferror@plt+0x1b2c>  // b.any
  4039ec:	mov	w0, #0x0                   	// #0
  4039f0:	add	sp, sp, #0x10
  4039f4:	ret
  4039f8:	stp	x29, x30, [sp, #-192]!
  4039fc:	mov	x29, sp
  403a00:	str	x0, [sp, #40]
  403a04:	str	x1, [sp, #32]
  403a08:	str	x2, [sp, #24]
  403a0c:	str	xzr, [sp, #176]
  403a10:	mov	w0, #0x400                 	// #1024
  403a14:	str	w0, [sp, #172]
  403a18:	str	wzr, [sp, #168]
  403a1c:	str	wzr, [sp, #164]
  403a20:	str	wzr, [sp, #160]
  403a24:	ldr	x0, [sp, #32]
  403a28:	str	xzr, [x0]
  403a2c:	ldr	x0, [sp, #40]
  403a30:	cmp	x0, #0x0
  403a34:	b.eq	403a48 <ferror@plt+0x1be8>  // b.none
  403a38:	ldr	x0, [sp, #40]
  403a3c:	ldrsb	w0, [x0]
  403a40:	cmp	w0, #0x0
  403a44:	b.ne	403a54 <ferror@plt+0x1bf4>  // b.any
  403a48:	mov	w0, #0xffffffea            	// #-22
  403a4c:	str	w0, [sp, #168]
  403a50:	b	40403c <ferror@plt+0x21dc>
  403a54:	ldr	x0, [sp, #40]
  403a58:	str	x0, [sp, #184]
  403a5c:	b	403a6c <ferror@plt+0x1c0c>
  403a60:	ldr	x0, [sp, #184]
  403a64:	add	x0, x0, #0x1
  403a68:	str	x0, [sp, #184]
  403a6c:	bl	401c60 <__ctype_b_loc@plt>
  403a70:	ldr	x1, [x0]
  403a74:	ldr	x0, [sp, #184]
  403a78:	ldrsb	w0, [x0]
  403a7c:	and	w0, w0, #0xff
  403a80:	and	x0, x0, #0xff
  403a84:	lsl	x0, x0, #1
  403a88:	add	x0, x1, x0
  403a8c:	ldrh	w0, [x0]
  403a90:	and	w0, w0, #0x2000
  403a94:	cmp	w0, #0x0
  403a98:	b.ne	403a60 <ferror@plt+0x1c00>  // b.any
  403a9c:	ldr	x0, [sp, #184]
  403aa0:	ldrsb	w0, [x0]
  403aa4:	cmp	w0, #0x2d
  403aa8:	b.ne	403ab8 <ferror@plt+0x1c58>  // b.any
  403aac:	mov	w0, #0xffffffea            	// #-22
  403ab0:	str	w0, [sp, #168]
  403ab4:	b	40403c <ferror@plt+0x21dc>
  403ab8:	bl	401dc0 <__errno_location@plt>
  403abc:	str	wzr, [x0]
  403ac0:	str	xzr, [sp, #72]
  403ac4:	add	x0, sp, #0x48
  403ac8:	mov	w2, #0x0                   	// #0
  403acc:	mov	x1, x0
  403ad0:	ldr	x0, [sp, #40]
  403ad4:	bl	401be0 <strtoumax@plt>
  403ad8:	str	x0, [sp, #64]
  403adc:	ldr	x0, [sp, #72]
  403ae0:	ldr	x1, [sp, #40]
  403ae4:	cmp	x1, x0
  403ae8:	b.eq	403b14 <ferror@plt+0x1cb4>  // b.none
  403aec:	bl	401dc0 <__errno_location@plt>
  403af0:	ldr	w0, [x0]
  403af4:	cmp	w0, #0x0
  403af8:	b.eq	403b40 <ferror@plt+0x1ce0>  // b.none
  403afc:	ldr	x0, [sp, #64]
  403b00:	cmn	x0, #0x1
  403b04:	b.eq	403b14 <ferror@plt+0x1cb4>  // b.none
  403b08:	ldr	x0, [sp, #64]
  403b0c:	cmp	x0, #0x0
  403b10:	b.ne	403b40 <ferror@plt+0x1ce0>  // b.any
  403b14:	bl	401dc0 <__errno_location@plt>
  403b18:	ldr	w0, [x0]
  403b1c:	cmp	w0, #0x0
  403b20:	b.eq	403b34 <ferror@plt+0x1cd4>  // b.none
  403b24:	bl	401dc0 <__errno_location@plt>
  403b28:	ldr	w0, [x0]
  403b2c:	neg	w0, w0
  403b30:	b	403b38 <ferror@plt+0x1cd8>
  403b34:	mov	w0, #0xffffffea            	// #-22
  403b38:	str	w0, [sp, #168]
  403b3c:	b	40403c <ferror@plt+0x21dc>
  403b40:	ldr	x0, [sp, #72]
  403b44:	cmp	x0, #0x0
  403b48:	b.eq	404024 <ferror@plt+0x21c4>  // b.none
  403b4c:	ldr	x0, [sp, #72]
  403b50:	ldrsb	w0, [x0]
  403b54:	cmp	w0, #0x0
  403b58:	b.eq	404024 <ferror@plt+0x21c4>  // b.none
  403b5c:	ldr	x0, [sp, #72]
  403b60:	str	x0, [sp, #184]
  403b64:	ldr	x0, [sp, #184]
  403b68:	add	x0, x0, #0x1
  403b6c:	ldrsb	w0, [x0]
  403b70:	cmp	w0, #0x69
  403b74:	b.ne	403bc0 <ferror@plt+0x1d60>  // b.any
  403b78:	ldr	x0, [sp, #184]
  403b7c:	add	x0, x0, #0x2
  403b80:	ldrsb	w0, [x0]
  403b84:	cmp	w0, #0x42
  403b88:	b.eq	403ba0 <ferror@plt+0x1d40>  // b.none
  403b8c:	ldr	x0, [sp, #184]
  403b90:	add	x0, x0, #0x2
  403b94:	ldrsb	w0, [x0]
  403b98:	cmp	w0, #0x62
  403b9c:	b.ne	403bc0 <ferror@plt+0x1d60>  // b.any
  403ba0:	ldr	x0, [sp, #184]
  403ba4:	add	x0, x0, #0x3
  403ba8:	ldrsb	w0, [x0]
  403bac:	cmp	w0, #0x0
  403bb0:	b.ne	403bc0 <ferror@plt+0x1d60>  // b.any
  403bb4:	mov	w0, #0x400                 	// #1024
  403bb8:	str	w0, [sp, #172]
  403bbc:	b	403df8 <ferror@plt+0x1f98>
  403bc0:	ldr	x0, [sp, #184]
  403bc4:	add	x0, x0, #0x1
  403bc8:	ldrsb	w0, [x0]
  403bcc:	cmp	w0, #0x42
  403bd0:	b.eq	403be8 <ferror@plt+0x1d88>  // b.none
  403bd4:	ldr	x0, [sp, #184]
  403bd8:	add	x0, x0, #0x1
  403bdc:	ldrsb	w0, [x0]
  403be0:	cmp	w0, #0x62
  403be4:	b.ne	403c08 <ferror@plt+0x1da8>  // b.any
  403be8:	ldr	x0, [sp, #184]
  403bec:	add	x0, x0, #0x2
  403bf0:	ldrsb	w0, [x0]
  403bf4:	cmp	w0, #0x0
  403bf8:	b.ne	403c08 <ferror@plt+0x1da8>  // b.any
  403bfc:	mov	w0, #0x3e8                 	// #1000
  403c00:	str	w0, [sp, #172]
  403c04:	b	403df8 <ferror@plt+0x1f98>
  403c08:	ldr	x0, [sp, #184]
  403c0c:	add	x0, x0, #0x1
  403c10:	ldrsb	w0, [x0]
  403c14:	cmp	w0, #0x0
  403c18:	b.eq	403df8 <ferror@plt+0x1f98>  // b.none
  403c1c:	bl	401ac0 <localeconv@plt>
  403c20:	str	x0, [sp, #128]
  403c24:	ldr	x0, [sp, #128]
  403c28:	cmp	x0, #0x0
  403c2c:	b.eq	403c3c <ferror@plt+0x1ddc>  // b.none
  403c30:	ldr	x0, [sp, #128]
  403c34:	ldr	x0, [x0]
  403c38:	b	403c40 <ferror@plt+0x1de0>
  403c3c:	mov	x0, #0x0                   	// #0
  403c40:	str	x0, [sp, #120]
  403c44:	ldr	x0, [sp, #120]
  403c48:	cmp	x0, #0x0
  403c4c:	b.eq	403c5c <ferror@plt+0x1dfc>  // b.none
  403c50:	ldr	x0, [sp, #120]
  403c54:	bl	4019b0 <strlen@plt>
  403c58:	b	403c60 <ferror@plt+0x1e00>
  403c5c:	mov	x0, #0x0                   	// #0
  403c60:	str	x0, [sp, #112]
  403c64:	ldr	x0, [sp, #176]
  403c68:	cmp	x0, #0x0
  403c6c:	b.ne	403dec <ferror@plt+0x1f8c>  // b.any
  403c70:	ldr	x0, [sp, #184]
  403c74:	ldrsb	w0, [x0]
  403c78:	cmp	w0, #0x0
  403c7c:	b.eq	403dec <ferror@plt+0x1f8c>  // b.none
  403c80:	ldr	x0, [sp, #120]
  403c84:	cmp	x0, #0x0
  403c88:	b.eq	403dec <ferror@plt+0x1f8c>  // b.none
  403c8c:	ldr	x2, [sp, #112]
  403c90:	ldr	x1, [sp, #184]
  403c94:	ldr	x0, [sp, #120]
  403c98:	bl	401b40 <strncmp@plt>
  403c9c:	cmp	w0, #0x0
  403ca0:	b.ne	403dec <ferror@plt+0x1f8c>  // b.any
  403ca4:	ldr	x1, [sp, #184]
  403ca8:	ldr	x0, [sp, #112]
  403cac:	add	x0, x1, x0
  403cb0:	str	x0, [sp, #104]
  403cb4:	ldr	x0, [sp, #104]
  403cb8:	str	x0, [sp, #184]
  403cbc:	b	403cd8 <ferror@plt+0x1e78>
  403cc0:	ldr	w0, [sp, #160]
  403cc4:	add	w0, w0, #0x1
  403cc8:	str	w0, [sp, #160]
  403ccc:	ldr	x0, [sp, #184]
  403cd0:	add	x0, x0, #0x1
  403cd4:	str	x0, [sp, #184]
  403cd8:	ldr	x0, [sp, #184]
  403cdc:	ldrsb	w0, [x0]
  403ce0:	cmp	w0, #0x30
  403ce4:	b.eq	403cc0 <ferror@plt+0x1e60>  // b.none
  403ce8:	ldr	x0, [sp, #184]
  403cec:	str	x0, [sp, #104]
  403cf0:	bl	401c60 <__ctype_b_loc@plt>
  403cf4:	ldr	x1, [x0]
  403cf8:	ldr	x0, [sp, #104]
  403cfc:	ldrsb	w0, [x0]
  403d00:	sxtb	x0, w0
  403d04:	lsl	x0, x0, #1
  403d08:	add	x0, x1, x0
  403d0c:	ldrh	w0, [x0]
  403d10:	and	w0, w0, #0x800
  403d14:	cmp	w0, #0x0
  403d18:	b.eq	403da4 <ferror@plt+0x1f44>  // b.none
  403d1c:	bl	401dc0 <__errno_location@plt>
  403d20:	str	wzr, [x0]
  403d24:	str	xzr, [sp, #72]
  403d28:	add	x0, sp, #0x48
  403d2c:	mov	w2, #0x0                   	// #0
  403d30:	mov	x1, x0
  403d34:	ldr	x0, [sp, #104]
  403d38:	bl	401be0 <strtoumax@plt>
  403d3c:	str	x0, [sp, #176]
  403d40:	ldr	x0, [sp, #72]
  403d44:	ldr	x1, [sp, #104]
  403d48:	cmp	x1, x0
  403d4c:	b.eq	403d78 <ferror@plt+0x1f18>  // b.none
  403d50:	bl	401dc0 <__errno_location@plt>
  403d54:	ldr	w0, [x0]
  403d58:	cmp	w0, #0x0
  403d5c:	b.eq	403dac <ferror@plt+0x1f4c>  // b.none
  403d60:	ldr	x0, [sp, #176]
  403d64:	cmn	x0, #0x1
  403d68:	b.eq	403d78 <ferror@plt+0x1f18>  // b.none
  403d6c:	ldr	x0, [sp, #176]
  403d70:	cmp	x0, #0x0
  403d74:	b.ne	403dac <ferror@plt+0x1f4c>  // b.any
  403d78:	bl	401dc0 <__errno_location@plt>
  403d7c:	ldr	w0, [x0]
  403d80:	cmp	w0, #0x0
  403d84:	b.eq	403d98 <ferror@plt+0x1f38>  // b.none
  403d88:	bl	401dc0 <__errno_location@plt>
  403d8c:	ldr	w0, [x0]
  403d90:	neg	w0, w0
  403d94:	b	403d9c <ferror@plt+0x1f3c>
  403d98:	mov	w0, #0xffffffea            	// #-22
  403d9c:	str	w0, [sp, #168]
  403da0:	b	40403c <ferror@plt+0x21dc>
  403da4:	ldr	x0, [sp, #184]
  403da8:	str	x0, [sp, #72]
  403dac:	ldr	x0, [sp, #176]
  403db0:	cmp	x0, #0x0
  403db4:	b.eq	403de0 <ferror@plt+0x1f80>  // b.none
  403db8:	ldr	x0, [sp, #72]
  403dbc:	cmp	x0, #0x0
  403dc0:	b.eq	403dd4 <ferror@plt+0x1f74>  // b.none
  403dc4:	ldr	x0, [sp, #72]
  403dc8:	ldrsb	w0, [x0]
  403dcc:	cmp	w0, #0x0
  403dd0:	b.ne	403de0 <ferror@plt+0x1f80>  // b.any
  403dd4:	mov	w0, #0xffffffea            	// #-22
  403dd8:	str	w0, [sp, #168]
  403ddc:	b	40403c <ferror@plt+0x21dc>
  403de0:	ldr	x0, [sp, #72]
  403de4:	str	x0, [sp, #184]
  403de8:	b	403b64 <ferror@plt+0x1d04>
  403dec:	mov	w0, #0xffffffea            	// #-22
  403df0:	str	w0, [sp, #168]
  403df4:	b	40403c <ferror@plt+0x21dc>
  403df8:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403dfc:	add	x0, x0, #0x298
  403e00:	ldr	x2, [x0]
  403e04:	ldr	x0, [sp, #184]
  403e08:	ldrsb	w0, [x0]
  403e0c:	mov	w1, w0
  403e10:	mov	x0, x2
  403e14:	bl	401d00 <strchr@plt>
  403e18:	str	x0, [sp, #96]
  403e1c:	ldr	x0, [sp, #96]
  403e20:	cmp	x0, #0x0
  403e24:	b.eq	403e48 <ferror@plt+0x1fe8>  // b.none
  403e28:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403e2c:	add	x0, x0, #0x298
  403e30:	ldr	x0, [x0]
  403e34:	ldr	x1, [sp, #96]
  403e38:	sub	x0, x1, x0
  403e3c:	add	w0, w0, #0x1
  403e40:	str	w0, [sp, #164]
  403e44:	b	403ea4 <ferror@plt+0x2044>
  403e48:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403e4c:	add	x0, x0, #0x2a0
  403e50:	ldr	x2, [x0]
  403e54:	ldr	x0, [sp, #184]
  403e58:	ldrsb	w0, [x0]
  403e5c:	mov	w1, w0
  403e60:	mov	x0, x2
  403e64:	bl	401d00 <strchr@plt>
  403e68:	str	x0, [sp, #96]
  403e6c:	ldr	x0, [sp, #96]
  403e70:	cmp	x0, #0x0
  403e74:	b.eq	403e98 <ferror@plt+0x2038>  // b.none
  403e78:	adrp	x0, 418000 <ferror@plt+0x161a0>
  403e7c:	add	x0, x0, #0x2a0
  403e80:	ldr	x0, [x0]
  403e84:	ldr	x1, [sp, #96]
  403e88:	sub	x0, x1, x0
  403e8c:	add	w0, w0, #0x1
  403e90:	str	w0, [sp, #164]
  403e94:	b	403ea4 <ferror@plt+0x2044>
  403e98:	mov	w0, #0xffffffea            	// #-22
  403e9c:	str	w0, [sp, #168]
  403ea0:	b	40403c <ferror@plt+0x21dc>
  403ea4:	add	x0, sp, #0x40
  403ea8:	ldr	w2, [sp, #164]
  403eac:	ldr	w1, [sp, #172]
  403eb0:	bl	403978 <ferror@plt+0x1b18>
  403eb4:	str	w0, [sp, #168]
  403eb8:	ldr	x0, [sp, #24]
  403ebc:	cmp	x0, #0x0
  403ec0:	b.eq	403ed0 <ferror@plt+0x2070>  // b.none
  403ec4:	ldr	x0, [sp, #24]
  403ec8:	ldr	w1, [sp, #164]
  403ecc:	str	w1, [x0]
  403ed0:	ldr	x0, [sp, #176]
  403ed4:	cmp	x0, #0x0
  403ed8:	b.eq	40402c <ferror@plt+0x21cc>  // b.none
  403edc:	ldr	w0, [sp, #164]
  403ee0:	cmp	w0, #0x0
  403ee4:	b.eq	40402c <ferror@plt+0x21cc>  // b.none
  403ee8:	mov	x0, #0xa                   	// #10
  403eec:	str	x0, [sp, #144]
  403ef0:	mov	x0, #0x1                   	// #1
  403ef4:	str	x0, [sp, #136]
  403ef8:	mov	x0, #0x1                   	// #1
  403efc:	str	x0, [sp, #56]
  403f00:	add	x0, sp, #0x38
  403f04:	ldr	w2, [sp, #164]
  403f08:	ldr	w1, [sp, #172]
  403f0c:	bl	403978 <ferror@plt+0x1b18>
  403f10:	b	403f2c <ferror@plt+0x20cc>
  403f14:	ldr	x1, [sp, #144]
  403f18:	mov	x0, x1
  403f1c:	lsl	x0, x0, #2
  403f20:	add	x0, x0, x1
  403f24:	lsl	x0, x0, #1
  403f28:	str	x0, [sp, #144]
  403f2c:	ldr	x1, [sp, #144]
  403f30:	ldr	x0, [sp, #176]
  403f34:	cmp	x1, x0
  403f38:	b.cc	403f14 <ferror@plt+0x20b4>  // b.lo, b.ul, b.last
  403f3c:	str	wzr, [sp, #156]
  403f40:	b	403f68 <ferror@plt+0x2108>
  403f44:	ldr	x1, [sp, #144]
  403f48:	mov	x0, x1
  403f4c:	lsl	x0, x0, #2
  403f50:	add	x0, x0, x1
  403f54:	lsl	x0, x0, #1
  403f58:	str	x0, [sp, #144]
  403f5c:	ldr	w0, [sp, #156]
  403f60:	add	w0, w0, #0x1
  403f64:	str	w0, [sp, #156]
  403f68:	ldr	w1, [sp, #156]
  403f6c:	ldr	w0, [sp, #160]
  403f70:	cmp	w1, w0
  403f74:	b.lt	403f44 <ferror@plt+0x20e4>  // b.tstop
  403f78:	ldr	x2, [sp, #176]
  403f7c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403f80:	movk	x0, #0xcccd
  403f84:	umulh	x0, x2, x0
  403f88:	lsr	x1, x0, #3
  403f8c:	mov	x0, x1
  403f90:	lsl	x0, x0, #2
  403f94:	add	x0, x0, x1
  403f98:	lsl	x0, x0, #1
  403f9c:	sub	x1, x2, x0
  403fa0:	mov	w0, w1
  403fa4:	str	w0, [sp, #92]
  403fa8:	ldr	x1, [sp, #144]
  403fac:	ldr	x0, [sp, #136]
  403fb0:	udiv	x0, x1, x0
  403fb4:	str	x0, [sp, #80]
  403fb8:	ldr	x1, [sp, #176]
  403fbc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403fc0:	movk	x0, #0xcccd
  403fc4:	umulh	x0, x1, x0
  403fc8:	lsr	x0, x0, #3
  403fcc:	str	x0, [sp, #176]
  403fd0:	ldr	x1, [sp, #136]
  403fd4:	mov	x0, x1
  403fd8:	lsl	x0, x0, #2
  403fdc:	add	x0, x0, x1
  403fe0:	lsl	x0, x0, #1
  403fe4:	str	x0, [sp, #136]
  403fe8:	ldr	w0, [sp, #92]
  403fec:	cmp	w0, #0x0
  403ff0:	b.eq	404014 <ferror@plt+0x21b4>  // b.none
  403ff4:	ldr	x1, [sp, #56]
  403ff8:	ldr	w0, [sp, #92]
  403ffc:	ldr	x2, [sp, #80]
  404000:	udiv	x0, x2, x0
  404004:	udiv	x1, x1, x0
  404008:	ldr	x0, [sp, #64]
  40400c:	add	x0, x1, x0
  404010:	str	x0, [sp, #64]
  404014:	ldr	x0, [sp, #176]
  404018:	cmp	x0, #0x0
  40401c:	b.ne	403f78 <ferror@plt+0x2118>  // b.any
  404020:	b	404030 <ferror@plt+0x21d0>
  404024:	nop
  404028:	b	404030 <ferror@plt+0x21d0>
  40402c:	nop
  404030:	ldr	x1, [sp, #64]
  404034:	ldr	x0, [sp, #32]
  404038:	str	x1, [x0]
  40403c:	ldr	w0, [sp, #168]
  404040:	cmp	w0, #0x0
  404044:	b.ge	40405c <ferror@plt+0x21fc>  // b.tcont
  404048:	bl	401dc0 <__errno_location@plt>
  40404c:	mov	x1, x0
  404050:	ldr	w0, [sp, #168]
  404054:	neg	w0, w0
  404058:	str	w0, [x1]
  40405c:	ldr	w0, [sp, #168]
  404060:	ldp	x29, x30, [sp], #192
  404064:	ret
  404068:	stp	x29, x30, [sp, #-32]!
  40406c:	mov	x29, sp
  404070:	str	x0, [sp, #24]
  404074:	str	x1, [sp, #16]
  404078:	mov	x2, #0x0                   	// #0
  40407c:	ldr	x1, [sp, #16]
  404080:	ldr	x0, [sp, #24]
  404084:	bl	4039f8 <ferror@plt+0x1b98>
  404088:	ldp	x29, x30, [sp], #32
  40408c:	ret
  404090:	stp	x29, x30, [sp, #-48]!
  404094:	mov	x29, sp
  404098:	str	x0, [sp, #24]
  40409c:	str	x1, [sp, #16]
  4040a0:	ldr	x0, [sp, #24]
  4040a4:	str	x0, [sp, #40]
  4040a8:	b	4040b8 <ferror@plt+0x2258>
  4040ac:	ldr	x0, [sp, #40]
  4040b0:	add	x0, x0, #0x1
  4040b4:	str	x0, [sp, #40]
  4040b8:	ldr	x0, [sp, #40]
  4040bc:	cmp	x0, #0x0
  4040c0:	b.eq	404104 <ferror@plt+0x22a4>  // b.none
  4040c4:	ldr	x0, [sp, #40]
  4040c8:	ldrsb	w0, [x0]
  4040cc:	cmp	w0, #0x0
  4040d0:	b.eq	404104 <ferror@plt+0x22a4>  // b.none
  4040d4:	bl	401c60 <__ctype_b_loc@plt>
  4040d8:	ldr	x1, [x0]
  4040dc:	ldr	x0, [sp, #40]
  4040e0:	ldrsb	w0, [x0]
  4040e4:	and	w0, w0, #0xff
  4040e8:	and	x0, x0, #0xff
  4040ec:	lsl	x0, x0, #1
  4040f0:	add	x0, x1, x0
  4040f4:	ldrh	w0, [x0]
  4040f8:	and	w0, w0, #0x800
  4040fc:	cmp	w0, #0x0
  404100:	b.ne	4040ac <ferror@plt+0x224c>  // b.any
  404104:	ldr	x0, [sp, #16]
  404108:	cmp	x0, #0x0
  40410c:	b.eq	40411c <ferror@plt+0x22bc>  // b.none
  404110:	ldr	x0, [sp, #16]
  404114:	ldr	x1, [sp, #40]
  404118:	str	x1, [x0]
  40411c:	ldr	x0, [sp, #40]
  404120:	cmp	x0, #0x0
  404124:	b.eq	404150 <ferror@plt+0x22f0>  // b.none
  404128:	ldr	x1, [sp, #40]
  40412c:	ldr	x0, [sp, #24]
  404130:	cmp	x1, x0
  404134:	b.ls	404150 <ferror@plt+0x22f0>  // b.plast
  404138:	ldr	x0, [sp, #40]
  40413c:	ldrsb	w0, [x0]
  404140:	cmp	w0, #0x0
  404144:	b.ne	404150 <ferror@plt+0x22f0>  // b.any
  404148:	mov	w0, #0x1                   	// #1
  40414c:	b	404154 <ferror@plt+0x22f4>
  404150:	mov	w0, #0x0                   	// #0
  404154:	ldp	x29, x30, [sp], #48
  404158:	ret
  40415c:	stp	x29, x30, [sp, #-48]!
  404160:	mov	x29, sp
  404164:	str	x0, [sp, #24]
  404168:	str	x1, [sp, #16]
  40416c:	ldr	x0, [sp, #24]
  404170:	str	x0, [sp, #40]
  404174:	b	404184 <ferror@plt+0x2324>
  404178:	ldr	x0, [sp, #40]
  40417c:	add	x0, x0, #0x1
  404180:	str	x0, [sp, #40]
  404184:	ldr	x0, [sp, #40]
  404188:	cmp	x0, #0x0
  40418c:	b.eq	4041d0 <ferror@plt+0x2370>  // b.none
  404190:	ldr	x0, [sp, #40]
  404194:	ldrsb	w0, [x0]
  404198:	cmp	w0, #0x0
  40419c:	b.eq	4041d0 <ferror@plt+0x2370>  // b.none
  4041a0:	bl	401c60 <__ctype_b_loc@plt>
  4041a4:	ldr	x1, [x0]
  4041a8:	ldr	x0, [sp, #40]
  4041ac:	ldrsb	w0, [x0]
  4041b0:	and	w0, w0, #0xff
  4041b4:	and	x0, x0, #0xff
  4041b8:	lsl	x0, x0, #1
  4041bc:	add	x0, x1, x0
  4041c0:	ldrh	w0, [x0]
  4041c4:	and	w0, w0, #0x1000
  4041c8:	cmp	w0, #0x0
  4041cc:	b.ne	404178 <ferror@plt+0x2318>  // b.any
  4041d0:	ldr	x0, [sp, #16]
  4041d4:	cmp	x0, #0x0
  4041d8:	b.eq	4041e8 <ferror@plt+0x2388>  // b.none
  4041dc:	ldr	x0, [sp, #16]
  4041e0:	ldr	x1, [sp, #40]
  4041e4:	str	x1, [x0]
  4041e8:	ldr	x0, [sp, #40]
  4041ec:	cmp	x0, #0x0
  4041f0:	b.eq	40421c <ferror@plt+0x23bc>  // b.none
  4041f4:	ldr	x1, [sp, #40]
  4041f8:	ldr	x0, [sp, #24]
  4041fc:	cmp	x1, x0
  404200:	b.ls	40421c <ferror@plt+0x23bc>  // b.plast
  404204:	ldr	x0, [sp, #40]
  404208:	ldrsb	w0, [x0]
  40420c:	cmp	w0, #0x0
  404210:	b.ne	40421c <ferror@plt+0x23bc>  // b.any
  404214:	mov	w0, #0x1                   	// #1
  404218:	b	404220 <ferror@plt+0x23c0>
  40421c:	mov	w0, #0x0                   	// #0
  404220:	ldp	x29, x30, [sp], #48
  404224:	ret
  404228:	stp	x29, x30, [sp, #-256]!
  40422c:	mov	x29, sp
  404230:	str	x0, [sp, #24]
  404234:	str	x1, [sp, #16]
  404238:	str	x2, [sp, #208]
  40423c:	str	x3, [sp, #216]
  404240:	str	x4, [sp, #224]
  404244:	str	x5, [sp, #232]
  404248:	str	x6, [sp, #240]
  40424c:	str	x7, [sp, #248]
  404250:	str	q0, [sp, #80]
  404254:	str	q1, [sp, #96]
  404258:	str	q2, [sp, #112]
  40425c:	str	q3, [sp, #128]
  404260:	str	q4, [sp, #144]
  404264:	str	q5, [sp, #160]
  404268:	str	q6, [sp, #176]
  40426c:	str	q7, [sp, #192]
  404270:	add	x0, sp, #0x100
  404274:	str	x0, [sp, #32]
  404278:	add	x0, sp, #0x100
  40427c:	str	x0, [sp, #40]
  404280:	add	x0, sp, #0xd0
  404284:	str	x0, [sp, #48]
  404288:	mov	w0, #0xffffffd0            	// #-48
  40428c:	str	w0, [sp, #56]
  404290:	mov	w0, #0xffffff80            	// #-128
  404294:	str	w0, [sp, #60]
  404298:	ldr	w1, [sp, #56]
  40429c:	ldr	x0, [sp, #32]
  4042a0:	cmp	w1, #0x0
  4042a4:	b.lt	4042b8 <ferror@plt+0x2458>  // b.tstop
  4042a8:	add	x1, x0, #0xf
  4042ac:	and	x1, x1, #0xfffffffffffffff8
  4042b0:	str	x1, [sp, #32]
  4042b4:	b	4042e8 <ferror@plt+0x2488>
  4042b8:	add	w2, w1, #0x8
  4042bc:	str	w2, [sp, #56]
  4042c0:	ldr	w2, [sp, #56]
  4042c4:	cmp	w2, #0x0
  4042c8:	b.le	4042dc <ferror@plt+0x247c>
  4042cc:	add	x1, x0, #0xf
  4042d0:	and	x1, x1, #0xfffffffffffffff8
  4042d4:	str	x1, [sp, #32]
  4042d8:	b	4042e8 <ferror@plt+0x2488>
  4042dc:	ldr	x2, [sp, #40]
  4042e0:	sxtw	x0, w1
  4042e4:	add	x0, x2, x0
  4042e8:	ldr	x0, [x0]
  4042ec:	str	x0, [sp, #72]
  4042f0:	ldr	x0, [sp, #72]
  4042f4:	cmp	x0, #0x0
  4042f8:	b.eq	404398 <ferror@plt+0x2538>  // b.none
  4042fc:	ldr	w1, [sp, #56]
  404300:	ldr	x0, [sp, #32]
  404304:	cmp	w1, #0x0
  404308:	b.lt	40431c <ferror@plt+0x24bc>  // b.tstop
  40430c:	add	x1, x0, #0xf
  404310:	and	x1, x1, #0xfffffffffffffff8
  404314:	str	x1, [sp, #32]
  404318:	b	40434c <ferror@plt+0x24ec>
  40431c:	add	w2, w1, #0x8
  404320:	str	w2, [sp, #56]
  404324:	ldr	w2, [sp, #56]
  404328:	cmp	w2, #0x0
  40432c:	b.le	404340 <ferror@plt+0x24e0>
  404330:	add	x1, x0, #0xf
  404334:	and	x1, x1, #0xfffffffffffffff8
  404338:	str	x1, [sp, #32]
  40433c:	b	40434c <ferror@plt+0x24ec>
  404340:	ldr	x2, [sp, #40]
  404344:	sxtw	x0, w1
  404348:	add	x0, x2, x0
  40434c:	ldr	x0, [x0]
  404350:	str	x0, [sp, #64]
  404354:	ldr	x0, [sp, #64]
  404358:	cmp	x0, #0x0
  40435c:	b.eq	4043a0 <ferror@plt+0x2540>  // b.none
  404360:	ldr	x1, [sp, #72]
  404364:	ldr	x0, [sp, #24]
  404368:	bl	401c30 <strcmp@plt>
  40436c:	cmp	w0, #0x0
  404370:	b.ne	40437c <ferror@plt+0x251c>  // b.any
  404374:	mov	w0, #0x1                   	// #1
  404378:	b	4043c8 <ferror@plt+0x2568>
  40437c:	ldr	x1, [sp, #64]
  404380:	ldr	x0, [sp, #24]
  404384:	bl	401c30 <strcmp@plt>
  404388:	cmp	w0, #0x0
  40438c:	b.ne	404298 <ferror@plt+0x2438>  // b.any
  404390:	mov	w0, #0x0                   	// #0
  404394:	b	4043c8 <ferror@plt+0x2568>
  404398:	nop
  40439c:	b	4043a4 <ferror@plt+0x2544>
  4043a0:	nop
  4043a4:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4043a8:	add	x0, x0, #0x290
  4043ac:	ldr	w4, [x0]
  4043b0:	ldr	x3, [sp, #24]
  4043b4:	ldr	x2, [sp, #16]
  4043b8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4043bc:	add	x1, x0, #0xbc8
  4043c0:	mov	w0, w4
  4043c4:	bl	401d80 <errx@plt>
  4043c8:	ldp	x29, x30, [sp], #256
  4043cc:	ret
  4043d0:	sub	sp, sp, #0x20
  4043d4:	str	x0, [sp, #24]
  4043d8:	str	x1, [sp, #16]
  4043dc:	str	w2, [sp, #12]
  4043e0:	b	404410 <ferror@plt+0x25b0>
  4043e4:	ldr	x0, [sp, #24]
  4043e8:	ldrsb	w1, [x0]
  4043ec:	ldr	w0, [sp, #12]
  4043f0:	sxtb	w0, w0
  4043f4:	cmp	w1, w0
  4043f8:	b.ne	404404 <ferror@plt+0x25a4>  // b.any
  4043fc:	ldr	x0, [sp, #24]
  404400:	b	404438 <ferror@plt+0x25d8>
  404404:	ldr	x0, [sp, #24]
  404408:	add	x0, x0, #0x1
  40440c:	str	x0, [sp, #24]
  404410:	ldr	x0, [sp, #16]
  404414:	sub	x1, x0, #0x1
  404418:	str	x1, [sp, #16]
  40441c:	cmp	x0, #0x0
  404420:	b.eq	404434 <ferror@plt+0x25d4>  // b.none
  404424:	ldr	x0, [sp, #24]
  404428:	ldrsb	w0, [x0]
  40442c:	cmp	w0, #0x0
  404430:	b.ne	4043e4 <ferror@plt+0x2584>  // b.any
  404434:	mov	x0, #0x0                   	// #0
  404438:	add	sp, sp, #0x20
  40443c:	ret
  404440:	stp	x29, x30, [sp, #-48]!
  404444:	mov	x29, sp
  404448:	str	x0, [sp, #24]
  40444c:	str	x1, [sp, #16]
  404450:	ldr	x1, [sp, #16]
  404454:	ldr	x0, [sp, #24]
  404458:	bl	404594 <ferror@plt+0x2734>
  40445c:	str	w0, [sp, #44]
  404460:	ldr	w0, [sp, #44]
  404464:	cmn	w0, #0x8, lsl #12
  404468:	b.lt	40447c <ferror@plt+0x261c>  // b.tstop
  40446c:	ldr	w1, [sp, #44]
  404470:	mov	w0, #0x7fff                	// #32767
  404474:	cmp	w1, w0
  404478:	b.le	4044b0 <ferror@plt+0x2650>
  40447c:	bl	401dc0 <__errno_location@plt>
  404480:	mov	x1, x0
  404484:	mov	w0, #0x22                  	// #34
  404488:	str	w0, [x1]
  40448c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  404490:	add	x0, x0, #0x290
  404494:	ldr	w4, [x0]
  404498:	ldr	x3, [sp, #24]
  40449c:	ldr	x2, [sp, #16]
  4044a0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4044a4:	add	x1, x0, #0xbc8
  4044a8:	mov	w0, w4
  4044ac:	bl	401e40 <err@plt>
  4044b0:	ldr	w0, [sp, #44]
  4044b4:	sxth	w0, w0
  4044b8:	ldp	x29, x30, [sp], #48
  4044bc:	ret
  4044c0:	stp	x29, x30, [sp, #-64]!
  4044c4:	mov	x29, sp
  4044c8:	str	x0, [sp, #40]
  4044cc:	str	x1, [sp, #32]
  4044d0:	str	w2, [sp, #28]
  4044d4:	ldr	w2, [sp, #28]
  4044d8:	ldr	x1, [sp, #32]
  4044dc:	ldr	x0, [sp, #40]
  4044e0:	bl	404614 <ferror@plt+0x27b4>
  4044e4:	str	w0, [sp, #60]
  4044e8:	ldr	w1, [sp, #60]
  4044ec:	mov	w0, #0xffff                	// #65535
  4044f0:	cmp	w1, w0
  4044f4:	b.ls	40452c <ferror@plt+0x26cc>  // b.plast
  4044f8:	bl	401dc0 <__errno_location@plt>
  4044fc:	mov	x1, x0
  404500:	mov	w0, #0x22                  	// #34
  404504:	str	w0, [x1]
  404508:	adrp	x0, 418000 <ferror@plt+0x161a0>
  40450c:	add	x0, x0, #0x290
  404510:	ldr	w4, [x0]
  404514:	ldr	x3, [sp, #40]
  404518:	ldr	x2, [sp, #32]
  40451c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  404520:	add	x1, x0, #0xbc8
  404524:	mov	w0, w4
  404528:	bl	401e40 <err@plt>
  40452c:	ldr	w0, [sp, #60]
  404530:	and	w0, w0, #0xffff
  404534:	ldp	x29, x30, [sp], #64
  404538:	ret
  40453c:	stp	x29, x30, [sp, #-32]!
  404540:	mov	x29, sp
  404544:	str	x0, [sp, #24]
  404548:	str	x1, [sp, #16]
  40454c:	mov	w2, #0xa                   	// #10
  404550:	ldr	x1, [sp, #16]
  404554:	ldr	x0, [sp, #24]
  404558:	bl	4044c0 <ferror@plt+0x2660>
  40455c:	and	w0, w0, #0xffff
  404560:	ldp	x29, x30, [sp], #32
  404564:	ret
  404568:	stp	x29, x30, [sp, #-32]!
  40456c:	mov	x29, sp
  404570:	str	x0, [sp, #24]
  404574:	str	x1, [sp, #16]
  404578:	mov	w2, #0x10                  	// #16
  40457c:	ldr	x1, [sp, #16]
  404580:	ldr	x0, [sp, #24]
  404584:	bl	4044c0 <ferror@plt+0x2660>
  404588:	and	w0, w0, #0xffff
  40458c:	ldp	x29, x30, [sp], #32
  404590:	ret
  404594:	stp	x29, x30, [sp, #-48]!
  404598:	mov	x29, sp
  40459c:	str	x0, [sp, #24]
  4045a0:	str	x1, [sp, #16]
  4045a4:	ldr	x1, [sp, #16]
  4045a8:	ldr	x0, [sp, #24]
  4045ac:	bl	4046dc <ferror@plt+0x287c>
  4045b0:	str	x0, [sp, #40]
  4045b4:	ldr	x1, [sp, #40]
  4045b8:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4045bc:	cmp	x1, x0
  4045c0:	b.lt	4045d4 <ferror@plt+0x2774>  // b.tstop
  4045c4:	ldr	x1, [sp, #40]
  4045c8:	mov	x0, #0x7fffffff            	// #2147483647
  4045cc:	cmp	x1, x0
  4045d0:	b.le	404608 <ferror@plt+0x27a8>
  4045d4:	bl	401dc0 <__errno_location@plt>
  4045d8:	mov	x1, x0
  4045dc:	mov	w0, #0x22                  	// #34
  4045e0:	str	w0, [x1]
  4045e4:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4045e8:	add	x0, x0, #0x290
  4045ec:	ldr	w4, [x0]
  4045f0:	ldr	x3, [sp, #24]
  4045f4:	ldr	x2, [sp, #16]
  4045f8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4045fc:	add	x1, x0, #0xbc8
  404600:	mov	w0, w4
  404604:	bl	401e40 <err@plt>
  404608:	ldr	x0, [sp, #40]
  40460c:	ldp	x29, x30, [sp], #48
  404610:	ret
  404614:	stp	x29, x30, [sp, #-64]!
  404618:	mov	x29, sp
  40461c:	str	x0, [sp, #40]
  404620:	str	x1, [sp, #32]
  404624:	str	w2, [sp, #28]
  404628:	ldr	w2, [sp, #28]
  40462c:	ldr	x1, [sp, #32]
  404630:	ldr	x0, [sp, #40]
  404634:	bl	4047dc <ferror@plt+0x297c>
  404638:	str	x0, [sp, #56]
  40463c:	ldr	x1, [sp, #56]
  404640:	mov	x0, #0xffffffff            	// #4294967295
  404644:	cmp	x1, x0
  404648:	b.ls	404680 <ferror@plt+0x2820>  // b.plast
  40464c:	bl	401dc0 <__errno_location@plt>
  404650:	mov	x1, x0
  404654:	mov	w0, #0x22                  	// #34
  404658:	str	w0, [x1]
  40465c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  404660:	add	x0, x0, #0x290
  404664:	ldr	w4, [x0]
  404668:	ldr	x3, [sp, #40]
  40466c:	ldr	x2, [sp, #32]
  404670:	adrp	x0, 406000 <ferror@plt+0x41a0>
  404674:	add	x1, x0, #0xbc8
  404678:	mov	w0, w4
  40467c:	bl	401e40 <err@plt>
  404680:	ldr	x0, [sp, #56]
  404684:	ldp	x29, x30, [sp], #64
  404688:	ret
  40468c:	stp	x29, x30, [sp, #-32]!
  404690:	mov	x29, sp
  404694:	str	x0, [sp, #24]
  404698:	str	x1, [sp, #16]
  40469c:	mov	w2, #0xa                   	// #10
  4046a0:	ldr	x1, [sp, #16]
  4046a4:	ldr	x0, [sp, #24]
  4046a8:	bl	404614 <ferror@plt+0x27b4>
  4046ac:	ldp	x29, x30, [sp], #32
  4046b0:	ret
  4046b4:	stp	x29, x30, [sp, #-32]!
  4046b8:	mov	x29, sp
  4046bc:	str	x0, [sp, #24]
  4046c0:	str	x1, [sp, #16]
  4046c4:	mov	w2, #0x10                  	// #16
  4046c8:	ldr	x1, [sp, #16]
  4046cc:	ldr	x0, [sp, #24]
  4046d0:	bl	404614 <ferror@plt+0x27b4>
  4046d4:	ldp	x29, x30, [sp], #32
  4046d8:	ret
  4046dc:	stp	x29, x30, [sp, #-48]!
  4046e0:	mov	x29, sp
  4046e4:	str	x0, [sp, #24]
  4046e8:	str	x1, [sp, #16]
  4046ec:	str	xzr, [sp, #32]
  4046f0:	bl	401dc0 <__errno_location@plt>
  4046f4:	str	wzr, [x0]
  4046f8:	ldr	x0, [sp, #24]
  4046fc:	cmp	x0, #0x0
  404700:	b.eq	404770 <ferror@plt+0x2910>  // b.none
  404704:	ldr	x0, [sp, #24]
  404708:	ldrsb	w0, [x0]
  40470c:	cmp	w0, #0x0
  404710:	b.eq	404770 <ferror@plt+0x2910>  // b.none
  404714:	add	x0, sp, #0x20
  404718:	mov	w2, #0xa                   	// #10
  40471c:	mov	x1, x0
  404720:	ldr	x0, [sp, #24]
  404724:	bl	4019f0 <strtoimax@plt>
  404728:	str	x0, [sp, #40]
  40472c:	bl	401dc0 <__errno_location@plt>
  404730:	ldr	w0, [x0]
  404734:	cmp	w0, #0x0
  404738:	b.ne	404778 <ferror@plt+0x2918>  // b.any
  40473c:	ldr	x0, [sp, #32]
  404740:	ldr	x1, [sp, #24]
  404744:	cmp	x1, x0
  404748:	b.eq	404778 <ferror@plt+0x2918>  // b.none
  40474c:	ldr	x0, [sp, #32]
  404750:	cmp	x0, #0x0
  404754:	b.eq	404768 <ferror@plt+0x2908>  // b.none
  404758:	ldr	x0, [sp, #32]
  40475c:	ldrsb	w0, [x0]
  404760:	cmp	w0, #0x0
  404764:	b.ne	404778 <ferror@plt+0x2918>  // b.any
  404768:	ldr	x0, [sp, #40]
  40476c:	b	4047d4 <ferror@plt+0x2974>
  404770:	nop
  404774:	b	40477c <ferror@plt+0x291c>
  404778:	nop
  40477c:	bl	401dc0 <__errno_location@plt>
  404780:	ldr	w0, [x0]
  404784:	cmp	w0, #0x22
  404788:	b.ne	4047b0 <ferror@plt+0x2950>  // b.any
  40478c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  404790:	add	x0, x0, #0x290
  404794:	ldr	w4, [x0]
  404798:	ldr	x3, [sp, #24]
  40479c:	ldr	x2, [sp, #16]
  4047a0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4047a4:	add	x1, x0, #0xbc8
  4047a8:	mov	w0, w4
  4047ac:	bl	401e40 <err@plt>
  4047b0:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4047b4:	add	x0, x0, #0x290
  4047b8:	ldr	w4, [x0]
  4047bc:	ldr	x3, [sp, #24]
  4047c0:	ldr	x2, [sp, #16]
  4047c4:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4047c8:	add	x1, x0, #0xbc8
  4047cc:	mov	w0, w4
  4047d0:	bl	401d80 <errx@plt>
  4047d4:	ldp	x29, x30, [sp], #48
  4047d8:	ret
  4047dc:	stp	x29, x30, [sp, #-64]!
  4047e0:	mov	x29, sp
  4047e4:	str	x0, [sp, #40]
  4047e8:	str	x1, [sp, #32]
  4047ec:	str	w2, [sp, #28]
  4047f0:	str	xzr, [sp, #48]
  4047f4:	bl	401dc0 <__errno_location@plt>
  4047f8:	str	wzr, [x0]
  4047fc:	ldr	x0, [sp, #40]
  404800:	cmp	x0, #0x0
  404804:	b.eq	404874 <ferror@plt+0x2a14>  // b.none
  404808:	ldr	x0, [sp, #40]
  40480c:	ldrsb	w0, [x0]
  404810:	cmp	w0, #0x0
  404814:	b.eq	404874 <ferror@plt+0x2a14>  // b.none
  404818:	add	x0, sp, #0x30
  40481c:	ldr	w2, [sp, #28]
  404820:	mov	x1, x0
  404824:	ldr	x0, [sp, #40]
  404828:	bl	401be0 <strtoumax@plt>
  40482c:	str	x0, [sp, #56]
  404830:	bl	401dc0 <__errno_location@plt>
  404834:	ldr	w0, [x0]
  404838:	cmp	w0, #0x0
  40483c:	b.ne	40487c <ferror@plt+0x2a1c>  // b.any
  404840:	ldr	x0, [sp, #48]
  404844:	ldr	x1, [sp, #40]
  404848:	cmp	x1, x0
  40484c:	b.eq	40487c <ferror@plt+0x2a1c>  // b.none
  404850:	ldr	x0, [sp, #48]
  404854:	cmp	x0, #0x0
  404858:	b.eq	40486c <ferror@plt+0x2a0c>  // b.none
  40485c:	ldr	x0, [sp, #48]
  404860:	ldrsb	w0, [x0]
  404864:	cmp	w0, #0x0
  404868:	b.ne	40487c <ferror@plt+0x2a1c>  // b.any
  40486c:	ldr	x0, [sp, #56]
  404870:	b	4048d8 <ferror@plt+0x2a78>
  404874:	nop
  404878:	b	404880 <ferror@plt+0x2a20>
  40487c:	nop
  404880:	bl	401dc0 <__errno_location@plt>
  404884:	ldr	w0, [x0]
  404888:	cmp	w0, #0x22
  40488c:	b.ne	4048b4 <ferror@plt+0x2a54>  // b.any
  404890:	adrp	x0, 418000 <ferror@plt+0x161a0>
  404894:	add	x0, x0, #0x290
  404898:	ldr	w4, [x0]
  40489c:	ldr	x3, [sp, #40]
  4048a0:	ldr	x2, [sp, #32]
  4048a4:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4048a8:	add	x1, x0, #0xbc8
  4048ac:	mov	w0, w4
  4048b0:	bl	401e40 <err@plt>
  4048b4:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4048b8:	add	x0, x0, #0x290
  4048bc:	ldr	w4, [x0]
  4048c0:	ldr	x3, [sp, #40]
  4048c4:	ldr	x2, [sp, #32]
  4048c8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4048cc:	add	x1, x0, #0xbc8
  4048d0:	mov	w0, w4
  4048d4:	bl	401d80 <errx@plt>
  4048d8:	ldp	x29, x30, [sp], #64
  4048dc:	ret
  4048e0:	stp	x29, x30, [sp, #-32]!
  4048e4:	mov	x29, sp
  4048e8:	str	x0, [sp, #24]
  4048ec:	str	x1, [sp, #16]
  4048f0:	mov	w2, #0xa                   	// #10
  4048f4:	ldr	x1, [sp, #16]
  4048f8:	ldr	x0, [sp, #24]
  4048fc:	bl	4047dc <ferror@plt+0x297c>
  404900:	ldp	x29, x30, [sp], #32
  404904:	ret
  404908:	stp	x29, x30, [sp, #-32]!
  40490c:	mov	x29, sp
  404910:	str	x0, [sp, #24]
  404914:	str	x1, [sp, #16]
  404918:	mov	w2, #0x10                  	// #16
  40491c:	ldr	x1, [sp, #16]
  404920:	ldr	x0, [sp, #24]
  404924:	bl	4047dc <ferror@plt+0x297c>
  404928:	ldp	x29, x30, [sp], #32
  40492c:	ret
  404930:	stp	x29, x30, [sp, #-48]!
  404934:	mov	x29, sp
  404938:	str	x0, [sp, #24]
  40493c:	str	x1, [sp, #16]
  404940:	str	xzr, [sp, #32]
  404944:	bl	401dc0 <__errno_location@plt>
  404948:	str	wzr, [x0]
  40494c:	ldr	x0, [sp, #24]
  404950:	cmp	x0, #0x0
  404954:	b.eq	4049c0 <ferror@plt+0x2b60>  // b.none
  404958:	ldr	x0, [sp, #24]
  40495c:	ldrsb	w0, [x0]
  404960:	cmp	w0, #0x0
  404964:	b.eq	4049c0 <ferror@plt+0x2b60>  // b.none
  404968:	add	x0, sp, #0x20
  40496c:	mov	x1, x0
  404970:	ldr	x0, [sp, #24]
  404974:	bl	401a20 <strtod@plt>
  404978:	str	d0, [sp, #40]
  40497c:	bl	401dc0 <__errno_location@plt>
  404980:	ldr	w0, [x0]
  404984:	cmp	w0, #0x0
  404988:	b.ne	4049c8 <ferror@plt+0x2b68>  // b.any
  40498c:	ldr	x0, [sp, #32]
  404990:	ldr	x1, [sp, #24]
  404994:	cmp	x1, x0
  404998:	b.eq	4049c8 <ferror@plt+0x2b68>  // b.none
  40499c:	ldr	x0, [sp, #32]
  4049a0:	cmp	x0, #0x0
  4049a4:	b.eq	4049b8 <ferror@plt+0x2b58>  // b.none
  4049a8:	ldr	x0, [sp, #32]
  4049ac:	ldrsb	w0, [x0]
  4049b0:	cmp	w0, #0x0
  4049b4:	b.ne	4049c8 <ferror@plt+0x2b68>  // b.any
  4049b8:	ldr	d0, [sp, #40]
  4049bc:	b	404a24 <ferror@plt+0x2bc4>
  4049c0:	nop
  4049c4:	b	4049cc <ferror@plt+0x2b6c>
  4049c8:	nop
  4049cc:	bl	401dc0 <__errno_location@plt>
  4049d0:	ldr	w0, [x0]
  4049d4:	cmp	w0, #0x22
  4049d8:	b.ne	404a00 <ferror@plt+0x2ba0>  // b.any
  4049dc:	adrp	x0, 418000 <ferror@plt+0x161a0>
  4049e0:	add	x0, x0, #0x290
  4049e4:	ldr	w4, [x0]
  4049e8:	ldr	x3, [sp, #24]
  4049ec:	ldr	x2, [sp, #16]
  4049f0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4049f4:	add	x1, x0, #0xbc8
  4049f8:	mov	w0, w4
  4049fc:	bl	401e40 <err@plt>
  404a00:	adrp	x0, 418000 <ferror@plt+0x161a0>
  404a04:	add	x0, x0, #0x290
  404a08:	ldr	w4, [x0]
  404a0c:	ldr	x3, [sp, #24]
  404a10:	ldr	x2, [sp, #16]
  404a14:	adrp	x0, 406000 <ferror@plt+0x41a0>
  404a18:	add	x1, x0, #0xbc8
  404a1c:	mov	w0, w4
  404a20:	bl	401d80 <errx@plt>
  404a24:	ldp	x29, x30, [sp], #48
  404a28:	ret
  404a2c:	stp	x29, x30, [sp, #-48]!
  404a30:	mov	x29, sp
  404a34:	str	x0, [sp, #24]
  404a38:	str	x1, [sp, #16]
  404a3c:	str	xzr, [sp, #32]
  404a40:	bl	401dc0 <__errno_location@plt>
  404a44:	str	wzr, [x0]
  404a48:	ldr	x0, [sp, #24]
  404a4c:	cmp	x0, #0x0
  404a50:	b.eq	404ac0 <ferror@plt+0x2c60>  // b.none
  404a54:	ldr	x0, [sp, #24]
  404a58:	ldrsb	w0, [x0]
  404a5c:	cmp	w0, #0x0
  404a60:	b.eq	404ac0 <ferror@plt+0x2c60>  // b.none
  404a64:	add	x0, sp, #0x20
  404a68:	mov	w2, #0xa                   	// #10
  404a6c:	mov	x1, x0
  404a70:	ldr	x0, [sp, #24]
  404a74:	bl	401c70 <strtol@plt>
  404a78:	str	x0, [sp, #40]
  404a7c:	bl	401dc0 <__errno_location@plt>
  404a80:	ldr	w0, [x0]
  404a84:	cmp	w0, #0x0
  404a88:	b.ne	404ac8 <ferror@plt+0x2c68>  // b.any
  404a8c:	ldr	x0, [sp, #32]
  404a90:	ldr	x1, [sp, #24]
  404a94:	cmp	x1, x0
  404a98:	b.eq	404ac8 <ferror@plt+0x2c68>  // b.none
  404a9c:	ldr	x0, [sp, #32]
  404aa0:	cmp	x0, #0x0
  404aa4:	b.eq	404ab8 <ferror@plt+0x2c58>  // b.none
  404aa8:	ldr	x0, [sp, #32]
  404aac:	ldrsb	w0, [x0]
  404ab0:	cmp	w0, #0x0
  404ab4:	b.ne	404ac8 <ferror@plt+0x2c68>  // b.any
  404ab8:	ldr	x0, [sp, #40]
  404abc:	b	404b24 <ferror@plt+0x2cc4>
  404ac0:	nop
  404ac4:	b	404acc <ferror@plt+0x2c6c>
  404ac8:	nop
  404acc:	bl	401dc0 <__errno_location@plt>
  404ad0:	ldr	w0, [x0]
  404ad4:	cmp	w0, #0x22
  404ad8:	b.ne	404b00 <ferror@plt+0x2ca0>  // b.any
  404adc:	adrp	x0, 418000 <ferror@plt+0x161a0>
  404ae0:	add	x0, x0, #0x290
  404ae4:	ldr	w4, [x0]
  404ae8:	ldr	x3, [sp, #24]
  404aec:	ldr	x2, [sp, #16]
  404af0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  404af4:	add	x1, x0, #0xbc8
  404af8:	mov	w0, w4
  404afc:	bl	401e40 <err@plt>
  404b00:	adrp	x0, 418000 <ferror@plt+0x161a0>
  404b04:	add	x0, x0, #0x290
  404b08:	ldr	w4, [x0]
  404b0c:	ldr	x3, [sp, #24]
  404b10:	ldr	x2, [sp, #16]
  404b14:	adrp	x0, 406000 <ferror@plt+0x41a0>
  404b18:	add	x1, x0, #0xbc8
  404b1c:	mov	w0, w4
  404b20:	bl	401d80 <errx@plt>
  404b24:	ldp	x29, x30, [sp], #48
  404b28:	ret
  404b2c:	stp	x29, x30, [sp, #-48]!
  404b30:	mov	x29, sp
  404b34:	str	x0, [sp, #24]
  404b38:	str	x1, [sp, #16]
  404b3c:	str	xzr, [sp, #32]
  404b40:	bl	401dc0 <__errno_location@plt>
  404b44:	str	wzr, [x0]
  404b48:	ldr	x0, [sp, #24]
  404b4c:	cmp	x0, #0x0
  404b50:	b.eq	404bc0 <ferror@plt+0x2d60>  // b.none
  404b54:	ldr	x0, [sp, #24]
  404b58:	ldrsb	w0, [x0]
  404b5c:	cmp	w0, #0x0
  404b60:	b.eq	404bc0 <ferror@plt+0x2d60>  // b.none
  404b64:	add	x0, sp, #0x20
  404b68:	mov	w2, #0xa                   	// #10
  404b6c:	mov	x1, x0
  404b70:	ldr	x0, [sp, #24]
  404b74:	bl	4019a0 <strtoul@plt>
  404b78:	str	x0, [sp, #40]
  404b7c:	bl	401dc0 <__errno_location@plt>
  404b80:	ldr	w0, [x0]
  404b84:	cmp	w0, #0x0
  404b88:	b.ne	404bc8 <ferror@plt+0x2d68>  // b.any
  404b8c:	ldr	x0, [sp, #32]
  404b90:	ldr	x1, [sp, #24]
  404b94:	cmp	x1, x0
  404b98:	b.eq	404bc8 <ferror@plt+0x2d68>  // b.none
  404b9c:	ldr	x0, [sp, #32]
  404ba0:	cmp	x0, #0x0
  404ba4:	b.eq	404bb8 <ferror@plt+0x2d58>  // b.none
  404ba8:	ldr	x0, [sp, #32]
  404bac:	ldrsb	w0, [x0]
  404bb0:	cmp	w0, #0x0
  404bb4:	b.ne	404bc8 <ferror@plt+0x2d68>  // b.any
  404bb8:	ldr	x0, [sp, #40]
  404bbc:	b	404c24 <ferror@plt+0x2dc4>
  404bc0:	nop
  404bc4:	b	404bcc <ferror@plt+0x2d6c>
  404bc8:	nop
  404bcc:	bl	401dc0 <__errno_location@plt>
  404bd0:	ldr	w0, [x0]
  404bd4:	cmp	w0, #0x22
  404bd8:	b.ne	404c00 <ferror@plt+0x2da0>  // b.any
  404bdc:	adrp	x0, 418000 <ferror@plt+0x161a0>
  404be0:	add	x0, x0, #0x290
  404be4:	ldr	w4, [x0]
  404be8:	ldr	x3, [sp, #24]
  404bec:	ldr	x2, [sp, #16]
  404bf0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  404bf4:	add	x1, x0, #0xbc8
  404bf8:	mov	w0, w4
  404bfc:	bl	401e40 <err@plt>
  404c00:	adrp	x0, 418000 <ferror@plt+0x161a0>
  404c04:	add	x0, x0, #0x290
  404c08:	ldr	w4, [x0]
  404c0c:	ldr	x3, [sp, #24]
  404c10:	ldr	x2, [sp, #16]
  404c14:	adrp	x0, 406000 <ferror@plt+0x41a0>
  404c18:	add	x1, x0, #0xbc8
  404c1c:	mov	w0, w4
  404c20:	bl	401d80 <errx@plt>
  404c24:	ldp	x29, x30, [sp], #48
  404c28:	ret
  404c2c:	stp	x29, x30, [sp, #-48]!
  404c30:	mov	x29, sp
  404c34:	str	x0, [sp, #24]
  404c38:	str	x1, [sp, #16]
  404c3c:	add	x0, sp, #0x28
  404c40:	mov	x1, x0
  404c44:	ldr	x0, [sp, #24]
  404c48:	bl	404068 <ferror@plt+0x2208>
  404c4c:	cmp	w0, #0x0
  404c50:	b.ne	404c5c <ferror@plt+0x2dfc>  // b.any
  404c54:	ldr	x0, [sp, #40]
  404c58:	b	404cb4 <ferror@plt+0x2e54>
  404c5c:	bl	401dc0 <__errno_location@plt>
  404c60:	ldr	w0, [x0]
  404c64:	cmp	w0, #0x0
  404c68:	b.eq	404c90 <ferror@plt+0x2e30>  // b.none
  404c6c:	adrp	x0, 418000 <ferror@plt+0x161a0>
  404c70:	add	x0, x0, #0x290
  404c74:	ldr	w4, [x0]
  404c78:	ldr	x3, [sp, #24]
  404c7c:	ldr	x2, [sp, #16]
  404c80:	adrp	x0, 406000 <ferror@plt+0x41a0>
  404c84:	add	x1, x0, #0xbc8
  404c88:	mov	w0, w4
  404c8c:	bl	401e40 <err@plt>
  404c90:	adrp	x0, 418000 <ferror@plt+0x161a0>
  404c94:	add	x0, x0, #0x290
  404c98:	ldr	w4, [x0]
  404c9c:	ldr	x3, [sp, #24]
  404ca0:	ldr	x2, [sp, #16]
  404ca4:	adrp	x0, 406000 <ferror@plt+0x41a0>
  404ca8:	add	x1, x0, #0xbc8
  404cac:	mov	w0, w4
  404cb0:	bl	401d80 <errx@plt>
  404cb4:	ldp	x29, x30, [sp], #48
  404cb8:	ret
  404cbc:	stp	x29, x30, [sp, #-64]!
  404cc0:	mov	x29, sp
  404cc4:	str	x0, [sp, #40]
  404cc8:	str	x1, [sp, #32]
  404ccc:	str	x2, [sp, #24]
  404cd0:	ldr	x1, [sp, #24]
  404cd4:	ldr	x0, [sp, #40]
  404cd8:	bl	404930 <ferror@plt+0x2ad0>
  404cdc:	str	d0, [sp, #56]
  404ce0:	ldr	d0, [sp, #56]
  404ce4:	fcvtzs	d0, d0
  404ce8:	ldr	x0, [sp, #32]
  404cec:	str	d0, [x0]
  404cf0:	ldr	x0, [sp, #32]
  404cf4:	ldr	d0, [x0]
  404cf8:	scvtf	d0, d0
  404cfc:	ldr	d1, [sp, #56]
  404d00:	fsub	d0, d1, d0
  404d04:	mov	x0, #0x848000000000        	// #145685290680320
  404d08:	movk	x0, #0x412e, lsl #48
  404d0c:	fmov	d1, x0
  404d10:	fmul	d0, d0, d1
  404d14:	fcvtzs	d0, d0
  404d18:	ldr	x0, [sp, #32]
  404d1c:	str	d0, [x0, #8]
  404d20:	nop
  404d24:	ldp	x29, x30, [sp], #64
  404d28:	ret
  404d2c:	sub	sp, sp, #0x20
  404d30:	str	w0, [sp, #12]
  404d34:	str	x1, [sp]
  404d38:	strh	wzr, [sp, #30]
  404d3c:	ldr	w0, [sp, #12]
  404d40:	and	w0, w0, #0xf000
  404d44:	cmp	w0, #0x4, lsl #12
  404d48:	b.ne	404d70 <ferror@plt+0x2f10>  // b.any
  404d4c:	ldrh	w0, [sp, #30]
  404d50:	add	w1, w0, #0x1
  404d54:	strh	w1, [sp, #30]
  404d58:	and	x0, x0, #0xffff
  404d5c:	ldr	x1, [sp]
  404d60:	add	x0, x1, x0
  404d64:	mov	w1, #0x64                  	// #100
  404d68:	strb	w1, [x0]
  404d6c:	b	404ea4 <ferror@plt+0x3044>
  404d70:	ldr	w0, [sp, #12]
  404d74:	and	w0, w0, #0xf000
  404d78:	cmp	w0, #0xa, lsl #12
  404d7c:	b.ne	404da4 <ferror@plt+0x2f44>  // b.any
  404d80:	ldrh	w0, [sp, #30]
  404d84:	add	w1, w0, #0x1
  404d88:	strh	w1, [sp, #30]
  404d8c:	and	x0, x0, #0xffff
  404d90:	ldr	x1, [sp]
  404d94:	add	x0, x1, x0
  404d98:	mov	w1, #0x6c                  	// #108
  404d9c:	strb	w1, [x0]
  404da0:	b	404ea4 <ferror@plt+0x3044>
  404da4:	ldr	w0, [sp, #12]
  404da8:	and	w0, w0, #0xf000
  404dac:	cmp	w0, #0x2, lsl #12
  404db0:	b.ne	404dd8 <ferror@plt+0x2f78>  // b.any
  404db4:	ldrh	w0, [sp, #30]
  404db8:	add	w1, w0, #0x1
  404dbc:	strh	w1, [sp, #30]
  404dc0:	and	x0, x0, #0xffff
  404dc4:	ldr	x1, [sp]
  404dc8:	add	x0, x1, x0
  404dcc:	mov	w1, #0x63                  	// #99
  404dd0:	strb	w1, [x0]
  404dd4:	b	404ea4 <ferror@plt+0x3044>
  404dd8:	ldr	w0, [sp, #12]
  404ddc:	and	w0, w0, #0xf000
  404de0:	cmp	w0, #0x6, lsl #12
  404de4:	b.ne	404e0c <ferror@plt+0x2fac>  // b.any
  404de8:	ldrh	w0, [sp, #30]
  404dec:	add	w1, w0, #0x1
  404df0:	strh	w1, [sp, #30]
  404df4:	and	x0, x0, #0xffff
  404df8:	ldr	x1, [sp]
  404dfc:	add	x0, x1, x0
  404e00:	mov	w1, #0x62                  	// #98
  404e04:	strb	w1, [x0]
  404e08:	b	404ea4 <ferror@plt+0x3044>
  404e0c:	ldr	w0, [sp, #12]
  404e10:	and	w0, w0, #0xf000
  404e14:	cmp	w0, #0xc, lsl #12
  404e18:	b.ne	404e40 <ferror@plt+0x2fe0>  // b.any
  404e1c:	ldrh	w0, [sp, #30]
  404e20:	add	w1, w0, #0x1
  404e24:	strh	w1, [sp, #30]
  404e28:	and	x0, x0, #0xffff
  404e2c:	ldr	x1, [sp]
  404e30:	add	x0, x1, x0
  404e34:	mov	w1, #0x73                  	// #115
  404e38:	strb	w1, [x0]
  404e3c:	b	404ea4 <ferror@plt+0x3044>
  404e40:	ldr	w0, [sp, #12]
  404e44:	and	w0, w0, #0xf000
  404e48:	cmp	w0, #0x1, lsl #12
  404e4c:	b.ne	404e74 <ferror@plt+0x3014>  // b.any
  404e50:	ldrh	w0, [sp, #30]
  404e54:	add	w1, w0, #0x1
  404e58:	strh	w1, [sp, #30]
  404e5c:	and	x0, x0, #0xffff
  404e60:	ldr	x1, [sp]
  404e64:	add	x0, x1, x0
  404e68:	mov	w1, #0x70                  	// #112
  404e6c:	strb	w1, [x0]
  404e70:	b	404ea4 <ferror@plt+0x3044>
  404e74:	ldr	w0, [sp, #12]
  404e78:	and	w0, w0, #0xf000
  404e7c:	cmp	w0, #0x8, lsl #12
  404e80:	b.ne	404ea4 <ferror@plt+0x3044>  // b.any
  404e84:	ldrh	w0, [sp, #30]
  404e88:	add	w1, w0, #0x1
  404e8c:	strh	w1, [sp, #30]
  404e90:	and	x0, x0, #0xffff
  404e94:	ldr	x1, [sp]
  404e98:	add	x0, x1, x0
  404e9c:	mov	w1, #0x2d                  	// #45
  404ea0:	strb	w1, [x0]
  404ea4:	ldr	w0, [sp, #12]
  404ea8:	and	w0, w0, #0x100
  404eac:	cmp	w0, #0x0
  404eb0:	b.eq	404ebc <ferror@plt+0x305c>  // b.none
  404eb4:	mov	w0, #0x72                  	// #114
  404eb8:	b	404ec0 <ferror@plt+0x3060>
  404ebc:	mov	w0, #0x2d                  	// #45
  404ec0:	ldrh	w1, [sp, #30]
  404ec4:	add	w2, w1, #0x1
  404ec8:	strh	w2, [sp, #30]
  404ecc:	and	x1, x1, #0xffff
  404ed0:	ldr	x2, [sp]
  404ed4:	add	x1, x2, x1
  404ed8:	strb	w0, [x1]
  404edc:	ldr	w0, [sp, #12]
  404ee0:	and	w0, w0, #0x80
  404ee4:	cmp	w0, #0x0
  404ee8:	b.eq	404ef4 <ferror@plt+0x3094>  // b.none
  404eec:	mov	w0, #0x77                  	// #119
  404ef0:	b	404ef8 <ferror@plt+0x3098>
  404ef4:	mov	w0, #0x2d                  	// #45
  404ef8:	ldrh	w1, [sp, #30]
  404efc:	add	w2, w1, #0x1
  404f00:	strh	w2, [sp, #30]
  404f04:	and	x1, x1, #0xffff
  404f08:	ldr	x2, [sp]
  404f0c:	add	x1, x2, x1
  404f10:	strb	w0, [x1]
  404f14:	ldr	w0, [sp, #12]
  404f18:	and	w0, w0, #0x800
  404f1c:	cmp	w0, #0x0
  404f20:	b.eq	404f44 <ferror@plt+0x30e4>  // b.none
  404f24:	ldr	w0, [sp, #12]
  404f28:	and	w0, w0, #0x40
  404f2c:	cmp	w0, #0x0
  404f30:	b.eq	404f3c <ferror@plt+0x30dc>  // b.none
  404f34:	mov	w0, #0x73                  	// #115
  404f38:	b	404f60 <ferror@plt+0x3100>
  404f3c:	mov	w0, #0x53                  	// #83
  404f40:	b	404f60 <ferror@plt+0x3100>
  404f44:	ldr	w0, [sp, #12]
  404f48:	and	w0, w0, #0x40
  404f4c:	cmp	w0, #0x0
  404f50:	b.eq	404f5c <ferror@plt+0x30fc>  // b.none
  404f54:	mov	w0, #0x78                  	// #120
  404f58:	b	404f60 <ferror@plt+0x3100>
  404f5c:	mov	w0, #0x2d                  	// #45
  404f60:	ldrh	w1, [sp, #30]
  404f64:	add	w2, w1, #0x1
  404f68:	strh	w2, [sp, #30]
  404f6c:	and	x1, x1, #0xffff
  404f70:	ldr	x2, [sp]
  404f74:	add	x1, x2, x1
  404f78:	strb	w0, [x1]
  404f7c:	ldr	w0, [sp, #12]
  404f80:	and	w0, w0, #0x20
  404f84:	cmp	w0, #0x0
  404f88:	b.eq	404f94 <ferror@plt+0x3134>  // b.none
  404f8c:	mov	w0, #0x72                  	// #114
  404f90:	b	404f98 <ferror@plt+0x3138>
  404f94:	mov	w0, #0x2d                  	// #45
  404f98:	ldrh	w1, [sp, #30]
  404f9c:	add	w2, w1, #0x1
  404fa0:	strh	w2, [sp, #30]
  404fa4:	and	x1, x1, #0xffff
  404fa8:	ldr	x2, [sp]
  404fac:	add	x1, x2, x1
  404fb0:	strb	w0, [x1]
  404fb4:	ldr	w0, [sp, #12]
  404fb8:	and	w0, w0, #0x10
  404fbc:	cmp	w0, #0x0
  404fc0:	b.eq	404fcc <ferror@plt+0x316c>  // b.none
  404fc4:	mov	w0, #0x77                  	// #119
  404fc8:	b	404fd0 <ferror@plt+0x3170>
  404fcc:	mov	w0, #0x2d                  	// #45
  404fd0:	ldrh	w1, [sp, #30]
  404fd4:	add	w2, w1, #0x1
  404fd8:	strh	w2, [sp, #30]
  404fdc:	and	x1, x1, #0xffff
  404fe0:	ldr	x2, [sp]
  404fe4:	add	x1, x2, x1
  404fe8:	strb	w0, [x1]
  404fec:	ldr	w0, [sp, #12]
  404ff0:	and	w0, w0, #0x400
  404ff4:	cmp	w0, #0x0
  404ff8:	b.eq	40501c <ferror@plt+0x31bc>  // b.none
  404ffc:	ldr	w0, [sp, #12]
  405000:	and	w0, w0, #0x8
  405004:	cmp	w0, #0x0
  405008:	b.eq	405014 <ferror@plt+0x31b4>  // b.none
  40500c:	mov	w0, #0x73                  	// #115
  405010:	b	405038 <ferror@plt+0x31d8>
  405014:	mov	w0, #0x53                  	// #83
  405018:	b	405038 <ferror@plt+0x31d8>
  40501c:	ldr	w0, [sp, #12]
  405020:	and	w0, w0, #0x8
  405024:	cmp	w0, #0x0
  405028:	b.eq	405034 <ferror@plt+0x31d4>  // b.none
  40502c:	mov	w0, #0x78                  	// #120
  405030:	b	405038 <ferror@plt+0x31d8>
  405034:	mov	w0, #0x2d                  	// #45
  405038:	ldrh	w1, [sp, #30]
  40503c:	add	w2, w1, #0x1
  405040:	strh	w2, [sp, #30]
  405044:	and	x1, x1, #0xffff
  405048:	ldr	x2, [sp]
  40504c:	add	x1, x2, x1
  405050:	strb	w0, [x1]
  405054:	ldr	w0, [sp, #12]
  405058:	and	w0, w0, #0x4
  40505c:	cmp	w0, #0x0
  405060:	b.eq	40506c <ferror@plt+0x320c>  // b.none
  405064:	mov	w0, #0x72                  	// #114
  405068:	b	405070 <ferror@plt+0x3210>
  40506c:	mov	w0, #0x2d                  	// #45
  405070:	ldrh	w1, [sp, #30]
  405074:	add	w2, w1, #0x1
  405078:	strh	w2, [sp, #30]
  40507c:	and	x1, x1, #0xffff
  405080:	ldr	x2, [sp]
  405084:	add	x1, x2, x1
  405088:	strb	w0, [x1]
  40508c:	ldr	w0, [sp, #12]
  405090:	and	w0, w0, #0x2
  405094:	cmp	w0, #0x0
  405098:	b.eq	4050a4 <ferror@plt+0x3244>  // b.none
  40509c:	mov	w0, #0x77                  	// #119
  4050a0:	b	4050a8 <ferror@plt+0x3248>
  4050a4:	mov	w0, #0x2d                  	// #45
  4050a8:	ldrh	w1, [sp, #30]
  4050ac:	add	w2, w1, #0x1
  4050b0:	strh	w2, [sp, #30]
  4050b4:	and	x1, x1, #0xffff
  4050b8:	ldr	x2, [sp]
  4050bc:	add	x1, x2, x1
  4050c0:	strb	w0, [x1]
  4050c4:	ldr	w0, [sp, #12]
  4050c8:	and	w0, w0, #0x200
  4050cc:	cmp	w0, #0x0
  4050d0:	b.eq	4050f4 <ferror@plt+0x3294>  // b.none
  4050d4:	ldr	w0, [sp, #12]
  4050d8:	and	w0, w0, #0x1
  4050dc:	cmp	w0, #0x0
  4050e0:	b.eq	4050ec <ferror@plt+0x328c>  // b.none
  4050e4:	mov	w0, #0x74                  	// #116
  4050e8:	b	405110 <ferror@plt+0x32b0>
  4050ec:	mov	w0, #0x54                  	// #84
  4050f0:	b	405110 <ferror@plt+0x32b0>
  4050f4:	ldr	w0, [sp, #12]
  4050f8:	and	w0, w0, #0x1
  4050fc:	cmp	w0, #0x0
  405100:	b.eq	40510c <ferror@plt+0x32ac>  // b.none
  405104:	mov	w0, #0x78                  	// #120
  405108:	b	405110 <ferror@plt+0x32b0>
  40510c:	mov	w0, #0x2d                  	// #45
  405110:	ldrh	w1, [sp, #30]
  405114:	add	w2, w1, #0x1
  405118:	strh	w2, [sp, #30]
  40511c:	and	x1, x1, #0xffff
  405120:	ldr	x2, [sp]
  405124:	add	x1, x2, x1
  405128:	strb	w0, [x1]
  40512c:	ldrh	w0, [sp, #30]
  405130:	ldr	x1, [sp]
  405134:	add	x0, x1, x0
  405138:	strb	wzr, [x0]
  40513c:	ldr	x0, [sp]
  405140:	add	sp, sp, #0x20
  405144:	ret
  405148:	sub	sp, sp, #0x20
  40514c:	str	x0, [sp, #8]
  405150:	mov	w0, #0xa                   	// #10
  405154:	str	w0, [sp, #28]
  405158:	b	405180 <ferror@plt+0x3320>
  40515c:	ldr	w0, [sp, #28]
  405160:	mov	x1, #0x1                   	// #1
  405164:	lsl	x0, x1, x0
  405168:	ldr	x1, [sp, #8]
  40516c:	cmp	x1, x0
  405170:	b.cc	405190 <ferror@plt+0x3330>  // b.lo, b.ul, b.last
  405174:	ldr	w0, [sp, #28]
  405178:	add	w0, w0, #0xa
  40517c:	str	w0, [sp, #28]
  405180:	ldr	w0, [sp, #28]
  405184:	cmp	w0, #0x3c
  405188:	b.le	40515c <ferror@plt+0x32fc>
  40518c:	b	405194 <ferror@plt+0x3334>
  405190:	nop
  405194:	ldr	w0, [sp, #28]
  405198:	sub	w0, w0, #0xa
  40519c:	add	sp, sp, #0x20
  4051a0:	ret
  4051a4:	stp	x29, x30, [sp, #-128]!
  4051a8:	mov	x29, sp
  4051ac:	str	w0, [sp, #28]
  4051b0:	str	x1, [sp, #16]
  4051b4:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4051b8:	add	x0, x0, #0xbd8
  4051bc:	str	x0, [sp, #88]
  4051c0:	add	x0, sp, #0x20
  4051c4:	str	x0, [sp, #104]
  4051c8:	ldr	w0, [sp, #28]
  4051cc:	and	w0, w0, #0x2
  4051d0:	cmp	w0, #0x0
  4051d4:	b.eq	4051ec <ferror@plt+0x338c>  // b.none
  4051d8:	ldr	x0, [sp, #104]
  4051dc:	add	x1, x0, #0x1
  4051e0:	str	x1, [sp, #104]
  4051e4:	mov	w1, #0x20                  	// #32
  4051e8:	strb	w1, [x0]
  4051ec:	ldr	x0, [sp, #16]
  4051f0:	bl	405148 <ferror@plt+0x32e8>
  4051f4:	str	w0, [sp, #84]
  4051f8:	ldr	w0, [sp, #84]
  4051fc:	cmp	w0, #0x0
  405200:	b.eq	40522c <ferror@plt+0x33cc>  // b.none
  405204:	ldr	w0, [sp, #84]
  405208:	mov	w1, #0x6667                	// #26215
  40520c:	movk	w1, #0x6666, lsl #16
  405210:	smull	x1, w0, w1
  405214:	lsr	x1, x1, #32
  405218:	asr	w1, w1, #2
  40521c:	asr	w0, w0, #31
  405220:	sub	w0, w1, w0
  405224:	sxtw	x0, w0
  405228:	b	405230 <ferror@plt+0x33d0>
  40522c:	mov	x0, #0x0                   	// #0
  405230:	ldr	x1, [sp, #88]
  405234:	add	x0, x1, x0
  405238:	ldrb	w0, [x0]
  40523c:	strb	w0, [sp, #83]
  405240:	ldr	w0, [sp, #84]
  405244:	cmp	w0, #0x0
  405248:	b.eq	40525c <ferror@plt+0x33fc>  // b.none
  40524c:	ldr	w0, [sp, #84]
  405250:	ldr	x1, [sp, #16]
  405254:	lsr	x0, x1, x0
  405258:	b	405260 <ferror@plt+0x3400>
  40525c:	ldr	x0, [sp, #16]
  405260:	str	w0, [sp, #124]
  405264:	ldr	w0, [sp, #84]
  405268:	cmp	w0, #0x0
  40526c:	b.eq	40528c <ferror@plt+0x342c>  // b.none
  405270:	ldr	w0, [sp, #84]
  405274:	mov	x1, #0xffffffffffffffff    	// #-1
  405278:	lsl	x0, x1, x0
  40527c:	mvn	x1, x0
  405280:	ldr	x0, [sp, #16]
  405284:	and	x0, x1, x0
  405288:	b	405290 <ferror@plt+0x3430>
  40528c:	mov	x0, #0x0                   	// #0
  405290:	str	x0, [sp, #112]
  405294:	ldr	x0, [sp, #104]
  405298:	add	x1, x0, #0x1
  40529c:	str	x1, [sp, #104]
  4052a0:	ldrb	w1, [sp, #83]
  4052a4:	strb	w1, [x0]
  4052a8:	ldr	w0, [sp, #28]
  4052ac:	and	w0, w0, #0x1
  4052b0:	cmp	w0, #0x0
  4052b4:	b.eq	4052ec <ferror@plt+0x348c>  // b.none
  4052b8:	ldrsb	w0, [sp, #83]
  4052bc:	cmp	w0, #0x42
  4052c0:	b.eq	4052ec <ferror@plt+0x348c>  // b.none
  4052c4:	ldr	x0, [sp, #104]
  4052c8:	add	x1, x0, #0x1
  4052cc:	str	x1, [sp, #104]
  4052d0:	mov	w1, #0x69                  	// #105
  4052d4:	strb	w1, [x0]
  4052d8:	ldr	x0, [sp, #104]
  4052dc:	add	x1, x0, #0x1
  4052e0:	str	x1, [sp, #104]
  4052e4:	mov	w1, #0x42                  	// #66
  4052e8:	strb	w1, [x0]
  4052ec:	ldr	x0, [sp, #104]
  4052f0:	strb	wzr, [x0]
  4052f4:	ldr	x0, [sp, #112]
  4052f8:	cmp	x0, #0x0
  4052fc:	b.eq	4053d4 <ferror@plt+0x3574>  // b.none
  405300:	ldr	w0, [sp, #28]
  405304:	and	w0, w0, #0x4
  405308:	cmp	w0, #0x0
  40530c:	b.eq	405384 <ferror@plt+0x3524>  // b.none
  405310:	ldr	w0, [sp, #84]
  405314:	sub	w0, w0, #0xa
  405318:	ldr	x1, [sp, #112]
  40531c:	lsr	x0, x1, x0
  405320:	add	x1, x0, #0x5
  405324:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405328:	movk	x0, #0xcccd
  40532c:	umulh	x0, x1, x0
  405330:	lsr	x0, x0, #3
  405334:	str	x0, [sp, #112]
  405338:	ldr	x2, [sp, #112]
  40533c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405340:	movk	x0, #0xcccd
  405344:	umulh	x0, x2, x0
  405348:	lsr	x1, x0, #3
  40534c:	mov	x0, x1
  405350:	lsl	x0, x0, #2
  405354:	add	x0, x0, x1
  405358:	lsl	x0, x0, #1
  40535c:	sub	x1, x2, x0
  405360:	cmp	x1, #0x0
  405364:	b.ne	4053d4 <ferror@plt+0x3574>  // b.any
  405368:	ldr	x1, [sp, #112]
  40536c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405370:	movk	x0, #0xcccd
  405374:	umulh	x0, x1, x0
  405378:	lsr	x0, x0, #3
  40537c:	str	x0, [sp, #112]
  405380:	b	4053d4 <ferror@plt+0x3574>
  405384:	ldr	w0, [sp, #84]
  405388:	sub	w0, w0, #0xa
  40538c:	ldr	x1, [sp, #112]
  405390:	lsr	x0, x1, x0
  405394:	add	x0, x0, #0x32
  405398:	lsr	x1, x0, #2
  40539c:	mov	x0, #0xf5c3                	// #62915
  4053a0:	movk	x0, #0x5c28, lsl #16
  4053a4:	movk	x0, #0xc28f, lsl #32
  4053a8:	movk	x0, #0x28f5, lsl #48
  4053ac:	umulh	x0, x1, x0
  4053b0:	lsr	x0, x0, #2
  4053b4:	str	x0, [sp, #112]
  4053b8:	ldr	x0, [sp, #112]
  4053bc:	cmp	x0, #0xa
  4053c0:	b.ne	4053d4 <ferror@plt+0x3574>  // b.any
  4053c4:	ldr	w0, [sp, #124]
  4053c8:	add	w0, w0, #0x1
  4053cc:	str	w0, [sp, #124]
  4053d0:	str	xzr, [sp, #112]
  4053d4:	ldr	x0, [sp, #112]
  4053d8:	cmp	x0, #0x0
  4053dc:	b.eq	405460 <ferror@plt+0x3600>  // b.none
  4053e0:	bl	401ac0 <localeconv@plt>
  4053e4:	str	x0, [sp, #72]
  4053e8:	ldr	x0, [sp, #72]
  4053ec:	cmp	x0, #0x0
  4053f0:	b.eq	405400 <ferror@plt+0x35a0>  // b.none
  4053f4:	ldr	x0, [sp, #72]
  4053f8:	ldr	x0, [x0]
  4053fc:	b	405404 <ferror@plt+0x35a4>
  405400:	mov	x0, #0x0                   	// #0
  405404:	str	x0, [sp, #96]
  405408:	ldr	x0, [sp, #96]
  40540c:	cmp	x0, #0x0
  405410:	b.eq	405424 <ferror@plt+0x35c4>  // b.none
  405414:	ldr	x0, [sp, #96]
  405418:	ldrsb	w0, [x0]
  40541c:	cmp	w0, #0x0
  405420:	b.ne	405430 <ferror@plt+0x35d0>  // b.any
  405424:	adrp	x0, 406000 <ferror@plt+0x41a0>
  405428:	add	x0, x0, #0xbe0
  40542c:	str	x0, [sp, #96]
  405430:	add	x0, sp, #0x20
  405434:	add	x7, sp, #0x28
  405438:	mov	x6, x0
  40543c:	ldr	x5, [sp, #112]
  405440:	ldr	x4, [sp, #96]
  405444:	ldr	w3, [sp, #124]
  405448:	adrp	x0, 406000 <ferror@plt+0x41a0>
  40544c:	add	x2, x0, #0xbe8
  405450:	mov	x1, #0x20                  	// #32
  405454:	mov	x0, x7
  405458:	bl	401ab0 <snprintf@plt>
  40545c:	b	405484 <ferror@plt+0x3624>
  405460:	add	x0, sp, #0x20
  405464:	add	x5, sp, #0x28
  405468:	mov	x4, x0
  40546c:	ldr	w3, [sp, #124]
  405470:	adrp	x0, 406000 <ferror@plt+0x41a0>
  405474:	add	x2, x0, #0xbf8
  405478:	mov	x1, #0x20                  	// #32
  40547c:	mov	x0, x5
  405480:	bl	401ab0 <snprintf@plt>
  405484:	add	x0, sp, #0x28
  405488:	bl	401bb0 <strdup@plt>
  40548c:	ldp	x29, x30, [sp], #128
  405490:	ret
  405494:	stp	x29, x30, [sp, #-96]!
  405498:	mov	x29, sp
  40549c:	str	x0, [sp, #40]
  4054a0:	str	x1, [sp, #32]
  4054a4:	str	x2, [sp, #24]
  4054a8:	str	x3, [sp, #16]
  4054ac:	str	xzr, [sp, #88]
  4054b0:	str	xzr, [sp, #72]
  4054b4:	ldr	x0, [sp, #40]
  4054b8:	cmp	x0, #0x0
  4054bc:	b.eq	4054f4 <ferror@plt+0x3694>  // b.none
  4054c0:	ldr	x0, [sp, #40]
  4054c4:	ldrsb	w0, [x0]
  4054c8:	cmp	w0, #0x0
  4054cc:	b.eq	4054f4 <ferror@plt+0x3694>  // b.none
  4054d0:	ldr	x0, [sp, #32]
  4054d4:	cmp	x0, #0x0
  4054d8:	b.eq	4054f4 <ferror@plt+0x3694>  // b.none
  4054dc:	ldr	x0, [sp, #24]
  4054e0:	cmp	x0, #0x0
  4054e4:	b.eq	4054f4 <ferror@plt+0x3694>  // b.none
  4054e8:	ldr	x0, [sp, #16]
  4054ec:	cmp	x0, #0x0
  4054f0:	b.ne	4054fc <ferror@plt+0x369c>  // b.any
  4054f4:	mov	w0, #0xffffffff            	// #-1
  4054f8:	b	405650 <ferror@plt+0x37f0>
  4054fc:	ldr	x0, [sp, #40]
  405500:	str	x0, [sp, #80]
  405504:	b	405628 <ferror@plt+0x37c8>
  405508:	str	xzr, [sp, #64]
  40550c:	ldr	x1, [sp, #72]
  405510:	ldr	x0, [sp, #24]
  405514:	cmp	x1, x0
  405518:	b.cc	405524 <ferror@plt+0x36c4>  // b.lo, b.ul, b.last
  40551c:	mov	w0, #0xfffffffe            	// #-2
  405520:	b	405650 <ferror@plt+0x37f0>
  405524:	ldr	x0, [sp, #88]
  405528:	cmp	x0, #0x0
  40552c:	b.ne	405538 <ferror@plt+0x36d8>  // b.any
  405530:	ldr	x0, [sp, #80]
  405534:	str	x0, [sp, #88]
  405538:	ldr	x0, [sp, #80]
  40553c:	ldrsb	w0, [x0]
  405540:	cmp	w0, #0x2c
  405544:	b.ne	405550 <ferror@plt+0x36f0>  // b.any
  405548:	ldr	x0, [sp, #80]
  40554c:	str	x0, [sp, #64]
  405550:	ldr	x0, [sp, #80]
  405554:	add	x0, x0, #0x1
  405558:	ldrsb	w0, [x0]
  40555c:	cmp	w0, #0x0
  405560:	b.ne	405570 <ferror@plt+0x3710>  // b.any
  405564:	ldr	x0, [sp, #80]
  405568:	add	x0, x0, #0x1
  40556c:	str	x0, [sp, #64]
  405570:	ldr	x0, [sp, #88]
  405574:	cmp	x0, #0x0
  405578:	b.eq	405618 <ferror@plt+0x37b8>  // b.none
  40557c:	ldr	x0, [sp, #64]
  405580:	cmp	x0, #0x0
  405584:	b.eq	405618 <ferror@plt+0x37b8>  // b.none
  405588:	ldr	x1, [sp, #64]
  40558c:	ldr	x0, [sp, #88]
  405590:	cmp	x1, x0
  405594:	b.hi	4055a0 <ferror@plt+0x3740>  // b.pmore
  405598:	mov	w0, #0xffffffff            	// #-1
  40559c:	b	405650 <ferror@plt+0x37f0>
  4055a0:	ldr	x1, [sp, #64]
  4055a4:	ldr	x0, [sp, #88]
  4055a8:	sub	x0, x1, x0
  4055ac:	ldr	x2, [sp, #16]
  4055b0:	mov	x1, x0
  4055b4:	ldr	x0, [sp, #88]
  4055b8:	blr	x2
  4055bc:	str	w0, [sp, #60]
  4055c0:	ldr	w0, [sp, #60]
  4055c4:	cmn	w0, #0x1
  4055c8:	b.ne	4055d4 <ferror@plt+0x3774>  // b.any
  4055cc:	mov	w0, #0xffffffff            	// #-1
  4055d0:	b	405650 <ferror@plt+0x37f0>
  4055d4:	ldr	x0, [sp, #72]
  4055d8:	add	x1, x0, #0x1
  4055dc:	str	x1, [sp, #72]
  4055e0:	lsl	x0, x0, #2
  4055e4:	ldr	x1, [sp, #32]
  4055e8:	add	x0, x1, x0
  4055ec:	ldr	w1, [sp, #60]
  4055f0:	str	w1, [x0]
  4055f4:	str	xzr, [sp, #88]
  4055f8:	ldr	x0, [sp, #64]
  4055fc:	cmp	x0, #0x0
  405600:	b.eq	40561c <ferror@plt+0x37bc>  // b.none
  405604:	ldr	x0, [sp, #64]
  405608:	ldrsb	w0, [x0]
  40560c:	cmp	w0, #0x0
  405610:	b.eq	405648 <ferror@plt+0x37e8>  // b.none
  405614:	b	40561c <ferror@plt+0x37bc>
  405618:	nop
  40561c:	ldr	x0, [sp, #80]
  405620:	add	x0, x0, #0x1
  405624:	str	x0, [sp, #80]
  405628:	ldr	x0, [sp, #80]
  40562c:	cmp	x0, #0x0
  405630:	b.eq	40564c <ferror@plt+0x37ec>  // b.none
  405634:	ldr	x0, [sp, #80]
  405638:	ldrsb	w0, [x0]
  40563c:	cmp	w0, #0x0
  405640:	b.ne	405508 <ferror@plt+0x36a8>  // b.any
  405644:	b	40564c <ferror@plt+0x37ec>
  405648:	nop
  40564c:	ldr	x0, [sp, #72]
  405650:	ldp	x29, x30, [sp], #96
  405654:	ret
  405658:	stp	x29, x30, [sp, #-80]!
  40565c:	mov	x29, sp
  405660:	str	x0, [sp, #56]
  405664:	str	x1, [sp, #48]
  405668:	str	x2, [sp, #40]
  40566c:	str	x3, [sp, #32]
  405670:	str	x4, [sp, #24]
  405674:	ldr	x0, [sp, #56]
  405678:	cmp	x0, #0x0
  40567c:	b.eq	4056b0 <ferror@plt+0x3850>  // b.none
  405680:	ldr	x0, [sp, #56]
  405684:	ldrsb	w0, [x0]
  405688:	cmp	w0, #0x0
  40568c:	b.eq	4056b0 <ferror@plt+0x3850>  // b.none
  405690:	ldr	x0, [sp, #32]
  405694:	cmp	x0, #0x0
  405698:	b.eq	4056b0 <ferror@plt+0x3850>  // b.none
  40569c:	ldr	x0, [sp, #32]
  4056a0:	ldr	x0, [x0]
  4056a4:	ldr	x1, [sp, #40]
  4056a8:	cmp	x1, x0
  4056ac:	b.cs	4056b8 <ferror@plt+0x3858>  // b.hs, b.nlast
  4056b0:	mov	w0, #0xffffffff            	// #-1
  4056b4:	b	40574c <ferror@plt+0x38ec>
  4056b8:	ldr	x0, [sp, #56]
  4056bc:	ldrsb	w0, [x0]
  4056c0:	cmp	w0, #0x2b
  4056c4:	b.ne	4056d8 <ferror@plt+0x3878>  // b.any
  4056c8:	ldr	x0, [sp, #56]
  4056cc:	add	x0, x0, #0x1
  4056d0:	str	x0, [sp, #72]
  4056d4:	b	4056e8 <ferror@plt+0x3888>
  4056d8:	ldr	x0, [sp, #56]
  4056dc:	str	x0, [sp, #72]
  4056e0:	ldr	x0, [sp, #32]
  4056e4:	str	xzr, [x0]
  4056e8:	ldr	x0, [sp, #32]
  4056ec:	ldr	x0, [x0]
  4056f0:	lsl	x0, x0, #2
  4056f4:	ldr	x1, [sp, #48]
  4056f8:	add	x4, x1, x0
  4056fc:	ldr	x0, [sp, #32]
  405700:	ldr	x0, [x0]
  405704:	ldr	x1, [sp, #40]
  405708:	sub	x0, x1, x0
  40570c:	ldr	x3, [sp, #24]
  405710:	mov	x2, x0
  405714:	mov	x1, x4
  405718:	ldr	x0, [sp, #72]
  40571c:	bl	405494 <ferror@plt+0x3634>
  405720:	str	w0, [sp, #68]
  405724:	ldr	w0, [sp, #68]
  405728:	cmp	w0, #0x0
  40572c:	b.le	405748 <ferror@plt+0x38e8>
  405730:	ldr	x0, [sp, #32]
  405734:	ldr	x1, [x0]
  405738:	ldrsw	x0, [sp, #68]
  40573c:	add	x1, x1, x0
  405740:	ldr	x0, [sp, #32]
  405744:	str	x1, [x0]
  405748:	ldr	w0, [sp, #68]
  40574c:	ldp	x29, x30, [sp], #80
  405750:	ret
  405754:	stp	x29, x30, [sp, #-80]!
  405758:	mov	x29, sp
  40575c:	str	x0, [sp, #40]
  405760:	str	x1, [sp, #32]
  405764:	str	x2, [sp, #24]
  405768:	str	xzr, [sp, #72]
  40576c:	ldr	x0, [sp, #40]
  405770:	cmp	x0, #0x0
  405774:	b.eq	405790 <ferror@plt+0x3930>  // b.none
  405778:	ldr	x0, [sp, #24]
  40577c:	cmp	x0, #0x0
  405780:	b.eq	405790 <ferror@plt+0x3930>  // b.none
  405784:	ldr	x0, [sp, #32]
  405788:	cmp	x0, #0x0
  40578c:	b.ne	405798 <ferror@plt+0x3938>  // b.any
  405790:	mov	w0, #0xffffffea            	// #-22
  405794:	b	405914 <ferror@plt+0x3ab4>
  405798:	ldr	x0, [sp, #40]
  40579c:	str	x0, [sp, #64]
  4057a0:	b	4058ec <ferror@plt+0x3a8c>
  4057a4:	str	xzr, [sp, #56]
  4057a8:	ldr	x0, [sp, #72]
  4057ac:	cmp	x0, #0x0
  4057b0:	b.ne	4057bc <ferror@plt+0x395c>  // b.any
  4057b4:	ldr	x0, [sp, #64]
  4057b8:	str	x0, [sp, #72]
  4057bc:	ldr	x0, [sp, #64]
  4057c0:	ldrsb	w0, [x0]
  4057c4:	cmp	w0, #0x2c
  4057c8:	b.ne	4057d4 <ferror@plt+0x3974>  // b.any
  4057cc:	ldr	x0, [sp, #64]
  4057d0:	str	x0, [sp, #56]
  4057d4:	ldr	x0, [sp, #64]
  4057d8:	add	x0, x0, #0x1
  4057dc:	ldrsb	w0, [x0]
  4057e0:	cmp	w0, #0x0
  4057e4:	b.ne	4057f4 <ferror@plt+0x3994>  // b.any
  4057e8:	ldr	x0, [sp, #64]
  4057ec:	add	x0, x0, #0x1
  4057f0:	str	x0, [sp, #56]
  4057f4:	ldr	x0, [sp, #72]
  4057f8:	cmp	x0, #0x0
  4057fc:	b.eq	4058dc <ferror@plt+0x3a7c>  // b.none
  405800:	ldr	x0, [sp, #56]
  405804:	cmp	x0, #0x0
  405808:	b.eq	4058dc <ferror@plt+0x3a7c>  // b.none
  40580c:	ldr	x1, [sp, #56]
  405810:	ldr	x0, [sp, #72]
  405814:	cmp	x1, x0
  405818:	b.hi	405824 <ferror@plt+0x39c4>  // b.pmore
  40581c:	mov	w0, #0xffffffff            	// #-1
  405820:	b	405914 <ferror@plt+0x3ab4>
  405824:	ldr	x1, [sp, #56]
  405828:	ldr	x0, [sp, #72]
  40582c:	sub	x0, x1, x0
  405830:	ldr	x2, [sp, #24]
  405834:	mov	x1, x0
  405838:	ldr	x0, [sp, #72]
  40583c:	blr	x2
  405840:	str	w0, [sp, #52]
  405844:	ldr	w0, [sp, #52]
  405848:	cmp	w0, #0x0
  40584c:	b.ge	405858 <ferror@plt+0x39f8>  // b.tcont
  405850:	ldr	w0, [sp, #52]
  405854:	b	405914 <ferror@plt+0x3ab4>
  405858:	ldr	w0, [sp, #52]
  40585c:	add	w1, w0, #0x7
  405860:	cmp	w0, #0x0
  405864:	csel	w0, w1, w0, lt  // lt = tstop
  405868:	asr	w0, w0, #3
  40586c:	mov	w3, w0
  405870:	sxtw	x0, w3
  405874:	ldr	x1, [sp, #32]
  405878:	add	x0, x1, x0
  40587c:	ldrsb	w2, [x0]
  405880:	ldr	w0, [sp, #52]
  405884:	negs	w1, w0
  405888:	and	w0, w0, #0x7
  40588c:	and	w1, w1, #0x7
  405890:	csneg	w0, w0, w1, mi  // mi = first
  405894:	mov	w1, #0x1                   	// #1
  405898:	lsl	w0, w1, w0
  40589c:	sxtb	w1, w0
  4058a0:	sxtw	x0, w3
  4058a4:	ldr	x3, [sp, #32]
  4058a8:	add	x0, x3, x0
  4058ac:	orr	w1, w2, w1
  4058b0:	sxtb	w1, w1
  4058b4:	strb	w1, [x0]
  4058b8:	str	xzr, [sp, #72]
  4058bc:	ldr	x0, [sp, #56]
  4058c0:	cmp	x0, #0x0
  4058c4:	b.eq	4058e0 <ferror@plt+0x3a80>  // b.none
  4058c8:	ldr	x0, [sp, #56]
  4058cc:	ldrsb	w0, [x0]
  4058d0:	cmp	w0, #0x0
  4058d4:	b.eq	40590c <ferror@plt+0x3aac>  // b.none
  4058d8:	b	4058e0 <ferror@plt+0x3a80>
  4058dc:	nop
  4058e0:	ldr	x0, [sp, #64]
  4058e4:	add	x0, x0, #0x1
  4058e8:	str	x0, [sp, #64]
  4058ec:	ldr	x0, [sp, #64]
  4058f0:	cmp	x0, #0x0
  4058f4:	b.eq	405910 <ferror@plt+0x3ab0>  // b.none
  4058f8:	ldr	x0, [sp, #64]
  4058fc:	ldrsb	w0, [x0]
  405900:	cmp	w0, #0x0
  405904:	b.ne	4057a4 <ferror@plt+0x3944>  // b.any
  405908:	b	405910 <ferror@plt+0x3ab0>
  40590c:	nop
  405910:	mov	w0, #0x0                   	// #0
  405914:	ldp	x29, x30, [sp], #80
  405918:	ret
  40591c:	stp	x29, x30, [sp, #-80]!
  405920:	mov	x29, sp
  405924:	str	x0, [sp, #40]
  405928:	str	x1, [sp, #32]
  40592c:	str	x2, [sp, #24]
  405930:	str	xzr, [sp, #72]
  405934:	ldr	x0, [sp, #40]
  405938:	cmp	x0, #0x0
  40593c:	b.eq	405958 <ferror@plt+0x3af8>  // b.none
  405940:	ldr	x0, [sp, #24]
  405944:	cmp	x0, #0x0
  405948:	b.eq	405958 <ferror@plt+0x3af8>  // b.none
  40594c:	ldr	x0, [sp, #32]
  405950:	cmp	x0, #0x0
  405954:	b.ne	405960 <ferror@plt+0x3b00>  // b.any
  405958:	mov	w0, #0xffffffea            	// #-22
  40595c:	b	405a94 <ferror@plt+0x3c34>
  405960:	ldr	x0, [sp, #40]
  405964:	str	x0, [sp, #64]
  405968:	b	405a6c <ferror@plt+0x3c0c>
  40596c:	str	xzr, [sp, #56]
  405970:	ldr	x0, [sp, #72]
  405974:	cmp	x0, #0x0
  405978:	b.ne	405984 <ferror@plt+0x3b24>  // b.any
  40597c:	ldr	x0, [sp, #64]
  405980:	str	x0, [sp, #72]
  405984:	ldr	x0, [sp, #64]
  405988:	ldrsb	w0, [x0]
  40598c:	cmp	w0, #0x2c
  405990:	b.ne	40599c <ferror@plt+0x3b3c>  // b.any
  405994:	ldr	x0, [sp, #64]
  405998:	str	x0, [sp, #56]
  40599c:	ldr	x0, [sp, #64]
  4059a0:	add	x0, x0, #0x1
  4059a4:	ldrsb	w0, [x0]
  4059a8:	cmp	w0, #0x0
  4059ac:	b.ne	4059bc <ferror@plt+0x3b5c>  // b.any
  4059b0:	ldr	x0, [sp, #64]
  4059b4:	add	x0, x0, #0x1
  4059b8:	str	x0, [sp, #56]
  4059bc:	ldr	x0, [sp, #72]
  4059c0:	cmp	x0, #0x0
  4059c4:	b.eq	405a5c <ferror@plt+0x3bfc>  // b.none
  4059c8:	ldr	x0, [sp, #56]
  4059cc:	cmp	x0, #0x0
  4059d0:	b.eq	405a5c <ferror@plt+0x3bfc>  // b.none
  4059d4:	ldr	x1, [sp, #56]
  4059d8:	ldr	x0, [sp, #72]
  4059dc:	cmp	x1, x0
  4059e0:	b.hi	4059ec <ferror@plt+0x3b8c>  // b.pmore
  4059e4:	mov	w0, #0xffffffff            	// #-1
  4059e8:	b	405a94 <ferror@plt+0x3c34>
  4059ec:	ldr	x1, [sp, #56]
  4059f0:	ldr	x0, [sp, #72]
  4059f4:	sub	x0, x1, x0
  4059f8:	ldr	x2, [sp, #24]
  4059fc:	mov	x1, x0
  405a00:	ldr	x0, [sp, #72]
  405a04:	blr	x2
  405a08:	str	x0, [sp, #48]
  405a0c:	ldr	x0, [sp, #48]
  405a10:	cmp	x0, #0x0
  405a14:	b.ge	405a20 <ferror@plt+0x3bc0>  // b.tcont
  405a18:	ldr	x0, [sp, #48]
  405a1c:	b	405a94 <ferror@plt+0x3c34>
  405a20:	ldr	x0, [sp, #32]
  405a24:	ldr	x1, [x0]
  405a28:	ldr	x0, [sp, #48]
  405a2c:	orr	x1, x1, x0
  405a30:	ldr	x0, [sp, #32]
  405a34:	str	x1, [x0]
  405a38:	str	xzr, [sp, #72]
  405a3c:	ldr	x0, [sp, #56]
  405a40:	cmp	x0, #0x0
  405a44:	b.eq	405a60 <ferror@plt+0x3c00>  // b.none
  405a48:	ldr	x0, [sp, #56]
  405a4c:	ldrsb	w0, [x0]
  405a50:	cmp	w0, #0x0
  405a54:	b.eq	405a8c <ferror@plt+0x3c2c>  // b.none
  405a58:	b	405a60 <ferror@plt+0x3c00>
  405a5c:	nop
  405a60:	ldr	x0, [sp, #64]
  405a64:	add	x0, x0, #0x1
  405a68:	str	x0, [sp, #64]
  405a6c:	ldr	x0, [sp, #64]
  405a70:	cmp	x0, #0x0
  405a74:	b.eq	405a90 <ferror@plt+0x3c30>  // b.none
  405a78:	ldr	x0, [sp, #64]
  405a7c:	ldrsb	w0, [x0]
  405a80:	cmp	w0, #0x0
  405a84:	b.ne	40596c <ferror@plt+0x3b0c>  // b.any
  405a88:	b	405a90 <ferror@plt+0x3c30>
  405a8c:	nop
  405a90:	mov	w0, #0x0                   	// #0
  405a94:	ldp	x29, x30, [sp], #80
  405a98:	ret
  405a9c:	stp	x29, x30, [sp, #-64]!
  405aa0:	mov	x29, sp
  405aa4:	str	x0, [sp, #40]
  405aa8:	str	x1, [sp, #32]
  405aac:	str	x2, [sp, #24]
  405ab0:	str	w3, [sp, #20]
  405ab4:	str	xzr, [sp, #56]
  405ab8:	ldr	x0, [sp, #40]
  405abc:	cmp	x0, #0x0
  405ac0:	b.ne	405acc <ferror@plt+0x3c6c>  // b.any
  405ac4:	mov	w0, #0x0                   	// #0
  405ac8:	b	405ca8 <ferror@plt+0x3e48>
  405acc:	ldr	x0, [sp, #32]
  405ad0:	ldr	w1, [sp, #20]
  405ad4:	str	w1, [x0]
  405ad8:	ldr	x0, [sp, #32]
  405adc:	ldr	w1, [x0]
  405ae0:	ldr	x0, [sp, #24]
  405ae4:	str	w1, [x0]
  405ae8:	bl	401dc0 <__errno_location@plt>
  405aec:	str	wzr, [x0]
  405af0:	ldr	x0, [sp, #40]
  405af4:	ldrsb	w0, [x0]
  405af8:	cmp	w0, #0x3a
  405afc:	b.ne	405b70 <ferror@plt+0x3d10>  // b.any
  405b00:	ldr	x0, [sp, #40]
  405b04:	add	x0, x0, #0x1
  405b08:	str	x0, [sp, #40]
  405b0c:	add	x0, sp, #0x38
  405b10:	mov	w2, #0xa                   	// #10
  405b14:	mov	x1, x0
  405b18:	ldr	x0, [sp, #40]
  405b1c:	bl	401c70 <strtol@plt>
  405b20:	mov	w1, w0
  405b24:	ldr	x0, [sp, #24]
  405b28:	str	w1, [x0]
  405b2c:	bl	401dc0 <__errno_location@plt>
  405b30:	ldr	w0, [x0]
  405b34:	cmp	w0, #0x0
  405b38:	b.ne	405b68 <ferror@plt+0x3d08>  // b.any
  405b3c:	ldr	x0, [sp, #56]
  405b40:	cmp	x0, #0x0
  405b44:	b.eq	405b68 <ferror@plt+0x3d08>  // b.none
  405b48:	ldr	x0, [sp, #56]
  405b4c:	ldrsb	w0, [x0]
  405b50:	cmp	w0, #0x0
  405b54:	b.ne	405b68 <ferror@plt+0x3d08>  // b.any
  405b58:	ldr	x0, [sp, #56]
  405b5c:	ldr	x1, [sp, #40]
  405b60:	cmp	x1, x0
  405b64:	b.ne	405ca4 <ferror@plt+0x3e44>  // b.any
  405b68:	mov	w0, #0xffffffff            	// #-1
  405b6c:	b	405ca8 <ferror@plt+0x3e48>
  405b70:	add	x0, sp, #0x38
  405b74:	mov	w2, #0xa                   	// #10
  405b78:	mov	x1, x0
  405b7c:	ldr	x0, [sp, #40]
  405b80:	bl	401c70 <strtol@plt>
  405b84:	mov	w1, w0
  405b88:	ldr	x0, [sp, #32]
  405b8c:	str	w1, [x0]
  405b90:	ldr	x0, [sp, #32]
  405b94:	ldr	w1, [x0]
  405b98:	ldr	x0, [sp, #24]
  405b9c:	str	w1, [x0]
  405ba0:	bl	401dc0 <__errno_location@plt>
  405ba4:	ldr	w0, [x0]
  405ba8:	cmp	w0, #0x0
  405bac:	b.ne	405bcc <ferror@plt+0x3d6c>  // b.any
  405bb0:	ldr	x0, [sp, #56]
  405bb4:	cmp	x0, #0x0
  405bb8:	b.eq	405bcc <ferror@plt+0x3d6c>  // b.none
  405bbc:	ldr	x0, [sp, #56]
  405bc0:	ldr	x1, [sp, #40]
  405bc4:	cmp	x1, x0
  405bc8:	b.ne	405bd4 <ferror@plt+0x3d74>  // b.any
  405bcc:	mov	w0, #0xffffffff            	// #-1
  405bd0:	b	405ca8 <ferror@plt+0x3e48>
  405bd4:	ldr	x0, [sp, #56]
  405bd8:	ldrsb	w0, [x0]
  405bdc:	cmp	w0, #0x3a
  405be0:	b.ne	405c08 <ferror@plt+0x3da8>  // b.any
  405be4:	ldr	x0, [sp, #56]
  405be8:	add	x0, x0, #0x1
  405bec:	ldrsb	w0, [x0]
  405bf0:	cmp	w0, #0x0
  405bf4:	b.ne	405c08 <ferror@plt+0x3da8>  // b.any
  405bf8:	ldr	x0, [sp, #24]
  405bfc:	ldr	w1, [sp, #20]
  405c00:	str	w1, [x0]
  405c04:	b	405ca4 <ferror@plt+0x3e44>
  405c08:	ldr	x0, [sp, #56]
  405c0c:	ldrsb	w0, [x0]
  405c10:	cmp	w0, #0x2d
  405c14:	b.eq	405c28 <ferror@plt+0x3dc8>  // b.none
  405c18:	ldr	x0, [sp, #56]
  405c1c:	ldrsb	w0, [x0]
  405c20:	cmp	w0, #0x3a
  405c24:	b.ne	405ca4 <ferror@plt+0x3e44>  // b.any
  405c28:	ldr	x0, [sp, #56]
  405c2c:	add	x0, x0, #0x1
  405c30:	str	x0, [sp, #40]
  405c34:	str	xzr, [sp, #56]
  405c38:	bl	401dc0 <__errno_location@plt>
  405c3c:	str	wzr, [x0]
  405c40:	add	x0, sp, #0x38
  405c44:	mov	w2, #0xa                   	// #10
  405c48:	mov	x1, x0
  405c4c:	ldr	x0, [sp, #40]
  405c50:	bl	401c70 <strtol@plt>
  405c54:	mov	w1, w0
  405c58:	ldr	x0, [sp, #24]
  405c5c:	str	w1, [x0]
  405c60:	bl	401dc0 <__errno_location@plt>
  405c64:	ldr	w0, [x0]
  405c68:	cmp	w0, #0x0
  405c6c:	b.ne	405c9c <ferror@plt+0x3e3c>  // b.any
  405c70:	ldr	x0, [sp, #56]
  405c74:	cmp	x0, #0x0
  405c78:	b.eq	405c9c <ferror@plt+0x3e3c>  // b.none
  405c7c:	ldr	x0, [sp, #56]
  405c80:	ldrsb	w0, [x0]
  405c84:	cmp	w0, #0x0
  405c88:	b.ne	405c9c <ferror@plt+0x3e3c>  // b.any
  405c8c:	ldr	x0, [sp, #56]
  405c90:	ldr	x1, [sp, #40]
  405c94:	cmp	x1, x0
  405c98:	b.ne	405ca4 <ferror@plt+0x3e44>  // b.any
  405c9c:	mov	w0, #0xffffffff            	// #-1
  405ca0:	b	405ca8 <ferror@plt+0x3e48>
  405ca4:	mov	w0, #0x0                   	// #0
  405ca8:	ldp	x29, x30, [sp], #64
  405cac:	ret
  405cb0:	sub	sp, sp, #0x20
  405cb4:	str	x0, [sp, #8]
  405cb8:	str	x1, [sp]
  405cbc:	ldr	x0, [sp, #8]
  405cc0:	str	x0, [sp, #24]
  405cc4:	ldr	x0, [sp]
  405cc8:	str	xzr, [x0]
  405ccc:	b	405cdc <ferror@plt+0x3e7c>
  405cd0:	ldr	x0, [sp, #24]
  405cd4:	add	x0, x0, #0x1
  405cd8:	str	x0, [sp, #24]
  405cdc:	ldr	x0, [sp, #24]
  405ce0:	cmp	x0, #0x0
  405ce4:	b.eq	405d0c <ferror@plt+0x3eac>  // b.none
  405ce8:	ldr	x0, [sp, #24]
  405cec:	ldrsb	w0, [x0]
  405cf0:	cmp	w0, #0x2f
  405cf4:	b.ne	405d0c <ferror@plt+0x3eac>  // b.any
  405cf8:	ldr	x0, [sp, #24]
  405cfc:	add	x0, x0, #0x1
  405d00:	ldrsb	w0, [x0]
  405d04:	cmp	w0, #0x2f
  405d08:	b.eq	405cd0 <ferror@plt+0x3e70>  // b.none
  405d0c:	ldr	x0, [sp, #24]
  405d10:	cmp	x0, #0x0
  405d14:	b.eq	405d28 <ferror@plt+0x3ec8>  // b.none
  405d18:	ldr	x0, [sp, #24]
  405d1c:	ldrsb	w0, [x0]
  405d20:	cmp	w0, #0x0
  405d24:	b.ne	405d30 <ferror@plt+0x3ed0>  // b.any
  405d28:	mov	x0, #0x0                   	// #0
  405d2c:	b	405d90 <ferror@plt+0x3f30>
  405d30:	ldr	x0, [sp]
  405d34:	mov	x1, #0x1                   	// #1
  405d38:	str	x1, [x0]
  405d3c:	ldr	x0, [sp, #24]
  405d40:	add	x0, x0, #0x1
  405d44:	str	x0, [sp, #16]
  405d48:	b	405d6c <ferror@plt+0x3f0c>
  405d4c:	ldr	x0, [sp]
  405d50:	ldr	x0, [x0]
  405d54:	add	x1, x0, #0x1
  405d58:	ldr	x0, [sp]
  405d5c:	str	x1, [x0]
  405d60:	ldr	x0, [sp, #16]
  405d64:	add	x0, x0, #0x1
  405d68:	str	x0, [sp, #16]
  405d6c:	ldr	x0, [sp, #16]
  405d70:	ldrsb	w0, [x0]
  405d74:	cmp	w0, #0x0
  405d78:	b.eq	405d8c <ferror@plt+0x3f2c>  // b.none
  405d7c:	ldr	x0, [sp, #16]
  405d80:	ldrsb	w0, [x0]
  405d84:	cmp	w0, #0x2f
  405d88:	b.ne	405d4c <ferror@plt+0x3eec>  // b.any
  405d8c:	ldr	x0, [sp, #24]
  405d90:	add	sp, sp, #0x20
  405d94:	ret
  405d98:	stp	x29, x30, [sp, #-64]!
  405d9c:	mov	x29, sp
  405da0:	str	x0, [sp, #24]
  405da4:	str	x1, [sp, #16]
  405da8:	b	405ea8 <ferror@plt+0x4048>
  405dac:	add	x0, sp, #0x28
  405db0:	mov	x1, x0
  405db4:	ldr	x0, [sp, #24]
  405db8:	bl	405cb0 <ferror@plt+0x3e50>
  405dbc:	str	x0, [sp, #56]
  405dc0:	add	x0, sp, #0x20
  405dc4:	mov	x1, x0
  405dc8:	ldr	x0, [sp, #16]
  405dcc:	bl	405cb0 <ferror@plt+0x3e50>
  405dd0:	str	x0, [sp, #48]
  405dd4:	ldr	x1, [sp, #40]
  405dd8:	ldr	x0, [sp, #32]
  405ddc:	add	x0, x1, x0
  405de0:	cmp	x0, #0x0
  405de4:	b.ne	405df0 <ferror@plt+0x3f90>  // b.any
  405de8:	mov	w0, #0x1                   	// #1
  405dec:	b	405ec4 <ferror@plt+0x4064>
  405df0:	ldr	x1, [sp, #40]
  405df4:	ldr	x0, [sp, #32]
  405df8:	add	x0, x1, x0
  405dfc:	cmp	x0, #0x1
  405e00:	b.ne	405e44 <ferror@plt+0x3fe4>  // b.any
  405e04:	ldr	x0, [sp, #56]
  405e08:	cmp	x0, #0x0
  405e0c:	b.eq	405e20 <ferror@plt+0x3fc0>  // b.none
  405e10:	ldr	x0, [sp, #56]
  405e14:	ldrsb	w0, [x0]
  405e18:	cmp	w0, #0x2f
  405e1c:	b.eq	405e3c <ferror@plt+0x3fdc>  // b.none
  405e20:	ldr	x0, [sp, #48]
  405e24:	cmp	x0, #0x0
  405e28:	b.eq	405e44 <ferror@plt+0x3fe4>  // b.none
  405e2c:	ldr	x0, [sp, #48]
  405e30:	ldrsb	w0, [x0]
  405e34:	cmp	w0, #0x2f
  405e38:	b.ne	405e44 <ferror@plt+0x3fe4>  // b.any
  405e3c:	mov	w0, #0x1                   	// #1
  405e40:	b	405ec4 <ferror@plt+0x4064>
  405e44:	ldr	x0, [sp, #56]
  405e48:	cmp	x0, #0x0
  405e4c:	b.eq	405ec0 <ferror@plt+0x4060>  // b.none
  405e50:	ldr	x0, [sp, #48]
  405e54:	cmp	x0, #0x0
  405e58:	b.eq	405ec0 <ferror@plt+0x4060>  // b.none
  405e5c:	ldr	x1, [sp, #40]
  405e60:	ldr	x0, [sp, #32]
  405e64:	cmp	x1, x0
  405e68:	b.ne	405ec0 <ferror@plt+0x4060>  // b.any
  405e6c:	ldr	x0, [sp, #40]
  405e70:	mov	x2, x0
  405e74:	ldr	x1, [sp, #48]
  405e78:	ldr	x0, [sp, #56]
  405e7c:	bl	401b40 <strncmp@plt>
  405e80:	cmp	w0, #0x0
  405e84:	b.ne	405ec0 <ferror@plt+0x4060>  // b.any
  405e88:	ldr	x0, [sp, #40]
  405e8c:	ldr	x1, [sp, #56]
  405e90:	add	x0, x1, x0
  405e94:	str	x0, [sp, #24]
  405e98:	ldr	x0, [sp, #32]
  405e9c:	ldr	x1, [sp, #48]
  405ea0:	add	x0, x1, x0
  405ea4:	str	x0, [sp, #16]
  405ea8:	ldr	x0, [sp, #24]
  405eac:	cmp	x0, #0x0
  405eb0:	b.eq	405ec0 <ferror@plt+0x4060>  // b.none
  405eb4:	ldr	x0, [sp, #16]
  405eb8:	cmp	x0, #0x0
  405ebc:	b.ne	405dac <ferror@plt+0x3f4c>  // b.any
  405ec0:	mov	w0, #0x0                   	// #0
  405ec4:	ldp	x29, x30, [sp], #64
  405ec8:	ret
  405ecc:	stp	x29, x30, [sp, #-64]!
  405ed0:	mov	x29, sp
  405ed4:	str	x0, [sp, #40]
  405ed8:	str	x1, [sp, #32]
  405edc:	str	x2, [sp, #24]
  405ee0:	ldr	x0, [sp, #40]
  405ee4:	cmp	x0, #0x0
  405ee8:	b.ne	405f08 <ferror@plt+0x40a8>  // b.any
  405eec:	ldr	x0, [sp, #32]
  405ef0:	cmp	x0, #0x0
  405ef4:	b.ne	405f08 <ferror@plt+0x40a8>  // b.any
  405ef8:	adrp	x0, 406000 <ferror@plt+0x41a0>
  405efc:	add	x0, x0, #0xc00
  405f00:	bl	401bb0 <strdup@plt>
  405f04:	b	40602c <ferror@plt+0x41cc>
  405f08:	ldr	x0, [sp, #40]
  405f0c:	cmp	x0, #0x0
  405f10:	b.ne	405f24 <ferror@plt+0x40c4>  // b.any
  405f14:	ldr	x1, [sp, #24]
  405f18:	ldr	x0, [sp, #32]
  405f1c:	bl	401ce0 <strndup@plt>
  405f20:	b	40602c <ferror@plt+0x41cc>
  405f24:	ldr	x0, [sp, #32]
  405f28:	cmp	x0, #0x0
  405f2c:	b.ne	405f3c <ferror@plt+0x40dc>  // b.any
  405f30:	ldr	x0, [sp, #40]
  405f34:	bl	401bb0 <strdup@plt>
  405f38:	b	40602c <ferror@plt+0x41cc>
  405f3c:	ldr	x0, [sp, #40]
  405f40:	cmp	x0, #0x0
  405f44:	b.ne	405f68 <ferror@plt+0x4108>  // b.any
  405f48:	adrp	x0, 406000 <ferror@plt+0x41a0>
  405f4c:	add	x3, x0, #0xc60
  405f50:	mov	w2, #0x383                 	// #899
  405f54:	adrp	x0, 406000 <ferror@plt+0x41a0>
  405f58:	add	x1, x0, #0xc08
  405f5c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  405f60:	add	x0, x0, #0xc18
  405f64:	bl	401db0 <__assert_fail@plt>
  405f68:	ldr	x0, [sp, #32]
  405f6c:	cmp	x0, #0x0
  405f70:	b.ne	405f94 <ferror@plt+0x4134>  // b.any
  405f74:	adrp	x0, 406000 <ferror@plt+0x41a0>
  405f78:	add	x3, x0, #0xc60
  405f7c:	mov	w2, #0x384                 	// #900
  405f80:	adrp	x0, 406000 <ferror@plt+0x41a0>
  405f84:	add	x1, x0, #0xc08
  405f88:	adrp	x0, 406000 <ferror@plt+0x41a0>
  405f8c:	add	x0, x0, #0xc20
  405f90:	bl	401db0 <__assert_fail@plt>
  405f94:	ldr	x0, [sp, #40]
  405f98:	bl	4019b0 <strlen@plt>
  405f9c:	str	x0, [sp, #56]
  405fa0:	ldr	x0, [sp, #56]
  405fa4:	mvn	x0, x0
  405fa8:	ldr	x1, [sp, #24]
  405fac:	cmp	x1, x0
  405fb0:	b.ls	405fbc <ferror@plt+0x415c>  // b.plast
  405fb4:	mov	x0, #0x0                   	// #0
  405fb8:	b	40602c <ferror@plt+0x41cc>
  405fbc:	ldr	x1, [sp, #56]
  405fc0:	ldr	x0, [sp, #24]
  405fc4:	add	x0, x1, x0
  405fc8:	add	x0, x0, #0x1
  405fcc:	bl	401b10 <malloc@plt>
  405fd0:	str	x0, [sp, #48]
  405fd4:	ldr	x0, [sp, #48]
  405fd8:	cmp	x0, #0x0
  405fdc:	b.ne	405fe8 <ferror@plt+0x4188>  // b.any
  405fe0:	mov	x0, #0x0                   	// #0
  405fe4:	b	40602c <ferror@plt+0x41cc>
  405fe8:	ldr	x2, [sp, #56]
  405fec:	ldr	x1, [sp, #40]
  405ff0:	ldr	x0, [sp, #48]
  405ff4:	bl	401970 <memcpy@plt>
  405ff8:	ldr	x1, [sp, #48]
  405ffc:	ldr	x0, [sp, #56]
  406000:	add	x0, x1, x0
  406004:	ldr	x2, [sp, #24]
  406008:	ldr	x1, [sp, #32]
  40600c:	bl	401970 <memcpy@plt>
  406010:	ldr	x1, [sp, #56]
  406014:	ldr	x0, [sp, #24]
  406018:	add	x0, x1, x0
  40601c:	ldr	x1, [sp, #48]
  406020:	add	x0, x1, x0
  406024:	strb	wzr, [x0]
  406028:	ldr	x0, [sp, #48]
  40602c:	ldp	x29, x30, [sp], #64
  406030:	ret
  406034:	stp	x29, x30, [sp, #-32]!
  406038:	mov	x29, sp
  40603c:	str	x0, [sp, #24]
  406040:	str	x1, [sp, #16]
  406044:	ldr	x0, [sp, #16]
  406048:	cmp	x0, #0x0
  40604c:	b.eq	40605c <ferror@plt+0x41fc>  // b.none
  406050:	ldr	x0, [sp, #16]
  406054:	bl	4019b0 <strlen@plt>
  406058:	b	406060 <ferror@plt+0x4200>
  40605c:	mov	x0, #0x0                   	// #0
  406060:	mov	x2, x0
  406064:	ldr	x1, [sp, #16]
  406068:	ldr	x0, [sp, #24]
  40606c:	bl	405ecc <ferror@plt+0x406c>
  406070:	ldp	x29, x30, [sp], #32
  406074:	ret
  406078:	stp	x29, x30, [sp, #-304]!
  40607c:	mov	x29, sp
  406080:	str	x0, [sp, #56]
  406084:	str	x1, [sp, #48]
  406088:	str	x2, [sp, #256]
  40608c:	str	x3, [sp, #264]
  406090:	str	x4, [sp, #272]
  406094:	str	x5, [sp, #280]
  406098:	str	x6, [sp, #288]
  40609c:	str	x7, [sp, #296]
  4060a0:	str	q0, [sp, #128]
  4060a4:	str	q1, [sp, #144]
  4060a8:	str	q2, [sp, #160]
  4060ac:	str	q3, [sp, #176]
  4060b0:	str	q4, [sp, #192]
  4060b4:	str	q5, [sp, #208]
  4060b8:	str	q6, [sp, #224]
  4060bc:	str	q7, [sp, #240]
  4060c0:	add	x0, sp, #0x130
  4060c4:	str	x0, [sp, #80]
  4060c8:	add	x0, sp, #0x130
  4060cc:	str	x0, [sp, #88]
  4060d0:	add	x0, sp, #0x100
  4060d4:	str	x0, [sp, #96]
  4060d8:	mov	w0, #0xffffffd0            	// #-48
  4060dc:	str	w0, [sp, #104]
  4060e0:	mov	w0, #0xffffff80            	// #-128
  4060e4:	str	w0, [sp, #108]
  4060e8:	add	x2, sp, #0x10
  4060ec:	add	x3, sp, #0x50
  4060f0:	ldp	x0, x1, [x3]
  4060f4:	stp	x0, x1, [x2]
  4060f8:	ldp	x0, x1, [x3, #16]
  4060fc:	stp	x0, x1, [x2, #16]
  406100:	add	x1, sp, #0x10
  406104:	add	x0, sp, #0x48
  406108:	mov	x2, x1
  40610c:	ldr	x1, [sp, #48]
  406110:	bl	401cc0 <vasprintf@plt>
  406114:	str	w0, [sp, #124]
  406118:	ldr	w0, [sp, #124]
  40611c:	cmp	w0, #0x0
  406120:	b.ge	40612c <ferror@plt+0x42cc>  // b.tcont
  406124:	mov	x0, #0x0                   	// #0
  406128:	b	406154 <ferror@plt+0x42f4>
  40612c:	ldr	x0, [sp, #72]
  406130:	ldrsw	x1, [sp, #124]
  406134:	mov	x2, x1
  406138:	mov	x1, x0
  40613c:	ldr	x0, [sp, #56]
  406140:	bl	405ecc <ferror@plt+0x406c>
  406144:	str	x0, [sp, #112]
  406148:	ldr	x0, [sp, #72]
  40614c:	bl	401c80 <free@plt>
  406150:	ldr	x0, [sp, #112]
  406154:	ldp	x29, x30, [sp], #304
  406158:	ret
  40615c:	stp	x29, x30, [sp, #-48]!
  406160:	mov	x29, sp
  406164:	str	x0, [sp, #24]
  406168:	str	x1, [sp, #16]
  40616c:	str	wzr, [sp, #44]
  406170:	str	wzr, [sp, #40]
  406174:	b	4061e0 <ferror@plt+0x4380>
  406178:	ldr	w0, [sp, #44]
  40617c:	cmp	w0, #0x0
  406180:	b.eq	40618c <ferror@plt+0x432c>  // b.none
  406184:	str	wzr, [sp, #44]
  406188:	b	4061d4 <ferror@plt+0x4374>
  40618c:	ldrsw	x0, [sp, #40]
  406190:	ldr	x1, [sp, #24]
  406194:	add	x0, x1, x0
  406198:	ldrsb	w0, [x0]
  40619c:	cmp	w0, #0x5c
  4061a0:	b.ne	4061b0 <ferror@plt+0x4350>  // b.any
  4061a4:	mov	w0, #0x1                   	// #1
  4061a8:	str	w0, [sp, #44]
  4061ac:	b	4061d4 <ferror@plt+0x4374>
  4061b0:	ldrsw	x0, [sp, #40]
  4061b4:	ldr	x1, [sp, #24]
  4061b8:	add	x0, x1, x0
  4061bc:	ldrsb	w0, [x0]
  4061c0:	mov	w1, w0
  4061c4:	ldr	x0, [sp, #16]
  4061c8:	bl	401d00 <strchr@plt>
  4061cc:	cmp	x0, #0x0
  4061d0:	b.ne	4061fc <ferror@plt+0x439c>  // b.any
  4061d4:	ldr	w0, [sp, #40]
  4061d8:	add	w0, w0, #0x1
  4061dc:	str	w0, [sp, #40]
  4061e0:	ldrsw	x0, [sp, #40]
  4061e4:	ldr	x1, [sp, #24]
  4061e8:	add	x0, x1, x0
  4061ec:	ldrsb	w0, [x0]
  4061f0:	cmp	w0, #0x0
  4061f4:	b.ne	406178 <ferror@plt+0x4318>  // b.any
  4061f8:	b	406200 <ferror@plt+0x43a0>
  4061fc:	nop
  406200:	ldr	w1, [sp, #40]
  406204:	ldr	w0, [sp, #44]
  406208:	sub	w0, w1, w0
  40620c:	sxtw	x0, w0
  406210:	ldp	x29, x30, [sp], #48
  406214:	ret
  406218:	stp	x29, x30, [sp, #-64]!
  40621c:	mov	x29, sp
  406220:	str	x0, [sp, #40]
  406224:	str	x1, [sp, #32]
  406228:	str	x2, [sp, #24]
  40622c:	str	w3, [sp, #20]
  406230:	ldr	x0, [sp, #40]
  406234:	ldr	x0, [x0]
  406238:	str	x0, [sp, #56]
  40623c:	ldr	x0, [sp, #56]
  406240:	ldrsb	w0, [x0]
  406244:	cmp	w0, #0x0
  406248:	b.ne	406288 <ferror@plt+0x4428>  // b.any
  40624c:	ldr	x0, [sp, #40]
  406250:	ldr	x0, [x0]
  406254:	ldrsb	w0, [x0]
  406258:	cmp	w0, #0x0
  40625c:	b.eq	406280 <ferror@plt+0x4420>  // b.none
  406260:	adrp	x0, 406000 <ferror@plt+0x41a0>
  406264:	add	x3, x0, #0xc70
  406268:	mov	w2, #0x3c6                 	// #966
  40626c:	adrp	x0, 406000 <ferror@plt+0x41a0>
  406270:	add	x1, x0, #0xc08
  406274:	adrp	x0, 406000 <ferror@plt+0x41a0>
  406278:	add	x0, x0, #0xc28
  40627c:	bl	401db0 <__assert_fail@plt>
  406280:	mov	x0, #0x0                   	// #0
  406284:	b	4064b8 <ferror@plt+0x4658>
  406288:	ldr	x1, [sp, #24]
  40628c:	ldr	x0, [sp, #56]
  406290:	bl	401cf0 <strspn@plt>
  406294:	mov	x1, x0
  406298:	ldr	x0, [sp, #56]
  40629c:	add	x0, x0, x1
  4062a0:	str	x0, [sp, #56]
  4062a4:	ldr	x0, [sp, #56]
  4062a8:	ldrsb	w0, [x0]
  4062ac:	cmp	w0, #0x0
  4062b0:	b.ne	4062c8 <ferror@plt+0x4468>  // b.any
  4062b4:	ldr	x0, [sp, #40]
  4062b8:	ldr	x1, [sp, #56]
  4062bc:	str	x1, [x0]
  4062c0:	mov	x0, #0x0                   	// #0
  4062c4:	b	4064b8 <ferror@plt+0x4658>
  4062c8:	ldr	w0, [sp, #20]
  4062cc:	cmp	w0, #0x0
  4062d0:	b.eq	4063ec <ferror@plt+0x458c>  // b.none
  4062d4:	ldr	x0, [sp, #56]
  4062d8:	ldrsb	w0, [x0]
  4062dc:	mov	w1, w0
  4062e0:	adrp	x0, 406000 <ferror@plt+0x41a0>
  4062e4:	add	x0, x0, #0xc38
  4062e8:	bl	401d00 <strchr@plt>
  4062ec:	cmp	x0, #0x0
  4062f0:	b.eq	4063ec <ferror@plt+0x458c>  // b.none
  4062f4:	ldr	x0, [sp, #56]
  4062f8:	ldrsb	w0, [x0]
  4062fc:	strb	w0, [sp, #48]
  406300:	strb	wzr, [sp, #49]
  406304:	ldr	x0, [sp, #56]
  406308:	add	x0, x0, #0x1
  40630c:	add	x1, sp, #0x30
  406310:	bl	40615c <ferror@plt+0x42fc>
  406314:	mov	x1, x0
  406318:	ldr	x0, [sp, #32]
  40631c:	str	x1, [x0]
  406320:	ldr	x0, [sp, #32]
  406324:	ldr	x0, [x0]
  406328:	add	x0, x0, #0x1
  40632c:	ldr	x1, [sp, #56]
  406330:	add	x0, x1, x0
  406334:	ldrsb	w0, [x0]
  406338:	cmp	w0, #0x0
  40633c:	b.eq	4063b0 <ferror@plt+0x4550>  // b.none
  406340:	ldr	x0, [sp, #32]
  406344:	ldr	x0, [x0]
  406348:	add	x0, x0, #0x1
  40634c:	ldr	x1, [sp, #56]
  406350:	add	x0, x1, x0
  406354:	ldrsb	w1, [x0]
  406358:	ldrsb	w0, [sp, #48]
  40635c:	cmp	w1, w0
  406360:	b.ne	4063b0 <ferror@plt+0x4550>  // b.any
  406364:	ldr	x0, [sp, #32]
  406368:	ldr	x0, [x0]
  40636c:	add	x0, x0, #0x2
  406370:	ldr	x1, [sp, #56]
  406374:	add	x0, x1, x0
  406378:	ldrsb	w0, [x0]
  40637c:	cmp	w0, #0x0
  406380:	b.eq	4063c4 <ferror@plt+0x4564>  // b.none
  406384:	ldr	x0, [sp, #32]
  406388:	ldr	x0, [x0]
  40638c:	add	x0, x0, #0x2
  406390:	ldr	x1, [sp, #56]
  406394:	add	x0, x1, x0
  406398:	ldrsb	w0, [x0]
  40639c:	mov	w1, w0
  4063a0:	ldr	x0, [sp, #24]
  4063a4:	bl	401d00 <strchr@plt>
  4063a8:	cmp	x0, #0x0
  4063ac:	b.ne	4063c4 <ferror@plt+0x4564>  // b.any
  4063b0:	ldr	x0, [sp, #40]
  4063b4:	ldr	x1, [sp, #56]
  4063b8:	str	x1, [x0]
  4063bc:	mov	x0, #0x0                   	// #0
  4063c0:	b	4064b8 <ferror@plt+0x4658>
  4063c4:	ldr	x0, [sp, #56]
  4063c8:	add	x1, x0, #0x1
  4063cc:	str	x1, [sp, #56]
  4063d0:	ldr	x1, [sp, #32]
  4063d4:	ldr	x1, [x1]
  4063d8:	add	x1, x1, #0x2
  4063dc:	add	x1, x0, x1
  4063e0:	ldr	x0, [sp, #40]
  4063e4:	str	x1, [x0]
  4063e8:	b	4064b4 <ferror@plt+0x4654>
  4063ec:	ldr	w0, [sp, #20]
  4063f0:	cmp	w0, #0x0
  4063f4:	b.eq	406484 <ferror@plt+0x4624>  // b.none
  4063f8:	ldr	x1, [sp, #24]
  4063fc:	ldr	x0, [sp, #56]
  406400:	bl	40615c <ferror@plt+0x42fc>
  406404:	mov	x1, x0
  406408:	ldr	x0, [sp, #32]
  40640c:	str	x1, [x0]
  406410:	ldr	x0, [sp, #32]
  406414:	ldr	x0, [x0]
  406418:	ldr	x1, [sp, #56]
  40641c:	add	x0, x1, x0
  406420:	ldrsb	w0, [x0]
  406424:	cmp	w0, #0x0
  406428:	b.eq	406468 <ferror@plt+0x4608>  // b.none
  40642c:	ldr	x0, [sp, #32]
  406430:	ldr	x0, [x0]
  406434:	ldr	x1, [sp, #56]
  406438:	add	x0, x1, x0
  40643c:	ldrsb	w0, [x0]
  406440:	mov	w1, w0
  406444:	ldr	x0, [sp, #24]
  406448:	bl	401d00 <strchr@plt>
  40644c:	cmp	x0, #0x0
  406450:	b.ne	406468 <ferror@plt+0x4608>  // b.any
  406454:	ldr	x0, [sp, #40]
  406458:	ldr	x1, [sp, #56]
  40645c:	str	x1, [x0]
  406460:	mov	x0, #0x0                   	// #0
  406464:	b	4064b8 <ferror@plt+0x4658>
  406468:	ldr	x0, [sp, #32]
  40646c:	ldr	x0, [x0]
  406470:	ldr	x1, [sp, #56]
  406474:	add	x1, x1, x0
  406478:	ldr	x0, [sp, #40]
  40647c:	str	x1, [x0]
  406480:	b	4064b4 <ferror@plt+0x4654>
  406484:	ldr	x1, [sp, #24]
  406488:	ldr	x0, [sp, #56]
  40648c:	bl	401d90 <strcspn@plt>
  406490:	mov	x1, x0
  406494:	ldr	x0, [sp, #32]
  406498:	str	x1, [x0]
  40649c:	ldr	x0, [sp, #32]
  4064a0:	ldr	x0, [x0]
  4064a4:	ldr	x1, [sp, #56]
  4064a8:	add	x1, x1, x0
  4064ac:	ldr	x0, [sp, #40]
  4064b0:	str	x1, [x0]
  4064b4:	ldr	x0, [sp, #56]
  4064b8:	ldp	x29, x30, [sp], #64
  4064bc:	ret
  4064c0:	stp	x29, x30, [sp, #-48]!
  4064c4:	mov	x29, sp
  4064c8:	str	x0, [sp, #24]
  4064cc:	ldr	x0, [sp, #24]
  4064d0:	bl	401b70 <fgetc@plt>
  4064d4:	str	w0, [sp, #44]
  4064d8:	ldr	w0, [sp, #44]
  4064dc:	cmn	w0, #0x1
  4064e0:	b.ne	4064ec <ferror@plt+0x468c>  // b.any
  4064e4:	mov	w0, #0x1                   	// #1
  4064e8:	b	4064fc <ferror@plt+0x469c>
  4064ec:	ldr	w0, [sp, #44]
  4064f0:	cmp	w0, #0xa
  4064f4:	b.ne	4064cc <ferror@plt+0x466c>  // b.any
  4064f8:	mov	w0, #0x0                   	// #0
  4064fc:	ldp	x29, x30, [sp], #48
  406500:	ret
  406504:	nop
  406508:	stp	x29, x30, [sp, #-64]!
  40650c:	mov	x29, sp
  406510:	stp	x19, x20, [sp, #16]
  406514:	adrp	x20, 417000 <ferror@plt+0x151a0>
  406518:	add	x20, x20, #0xdf0
  40651c:	stp	x21, x22, [sp, #32]
  406520:	adrp	x21, 417000 <ferror@plt+0x151a0>
  406524:	add	x21, x21, #0xde8
  406528:	sub	x20, x20, x21
  40652c:	mov	w22, w0
  406530:	stp	x23, x24, [sp, #48]
  406534:	mov	x23, x1
  406538:	mov	x24, x2
  40653c:	bl	401930 <memcpy@plt-0x40>
  406540:	cmp	xzr, x20, asr #3
  406544:	b.eq	406570 <ferror@plt+0x4710>  // b.none
  406548:	asr	x20, x20, #3
  40654c:	mov	x19, #0x0                   	// #0
  406550:	ldr	x3, [x21, x19, lsl #3]
  406554:	mov	x2, x24
  406558:	add	x19, x19, #0x1
  40655c:	mov	x1, x23
  406560:	mov	w0, w22
  406564:	blr	x3
  406568:	cmp	x20, x19
  40656c:	b.ne	406550 <ferror@plt+0x46f0>  // b.any
  406570:	ldp	x19, x20, [sp, #16]
  406574:	ldp	x21, x22, [sp, #32]
  406578:	ldp	x23, x24, [sp, #48]
  40657c:	ldp	x29, x30, [sp], #64
  406580:	ret
  406584:	nop
  406588:	ret
  40658c:	nop
  406590:	adrp	x2, 418000 <ferror@plt+0x161a0>
  406594:	mov	x1, #0x0                   	// #0
  406598:	ldr	x2, [x2, #648]
  40659c:	b	401a70 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004065a0 <.fini>:
  4065a0:	stp	x29, x30, [sp, #-16]!
  4065a4:	mov	x29, sp
  4065a8:	ldp	x29, x30, [sp], #16
  4065ac:	ret
