<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:06.865+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.948+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.946+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.943+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.939+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.935+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.931+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.927+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.922+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.918+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.912+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.908+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.905+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:05.902+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.498+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.495+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.493+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.491+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.485+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.483+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.480+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.477+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.475+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.472+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.468+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_float_25088u_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:04.466+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_40', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:02.586+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_38', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:02.573+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1' (loop 'write_out_mem'): Unable to schedule bus request operation ('empty_36', maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) on port 'gmem' (maxp2d_32_forward_prop/src/maxp2d_32_fwp.hpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:02.566+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper&lt;float, 6272u, window&lt;bool, 2u, 2u>, 6272u>' to 'write_mem_wrapper_float_6272u_window_bool_2u_2u_6272u_s'." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:00.788+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper&lt;float,6272u,window,6272u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem1'." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:00.774+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper&lt;float,6272u,window,6272u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_6272u_window_6272u_Pipeline_write_out_mem'." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:00.772+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'maxp2d&lt;6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:00.770+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:00.768+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'read_mem&lt;float, 25088u>' to 'read_mem_float_25088u_s'." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:00.766+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'read_mem&lt;float, 25088u>_Pipeline_write_in_stream' to 'read_mem_float_25088u_Pipeline_write_in_stream'." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:25:00.763+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:26:21.159+0300" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="maxp2d_32_forward_prop" solutionName="solution1" date="2022-10-14T02:26:16.388+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
