digraph "CFG for 'safe_mod_func_int32_t_s_s' function" {
	label="CFG for 'safe_mod_func_int32_t_s_s' function";

	Node0xb77f870 [shape=record,label="{entry:\l  %si1.addr = alloca i32, align 4\l  %si2.addr = alloca i32, align 4\l  store i32 %si1, i32* %si1.addr, align 4\l  store i32 %si2, i32* %si2.addr, align 4\l  %0 = load i32* %si2.addr, align 4\l  %cmp = icmp eq i32 %0, 0\l  br i1 %cmp, label %cond.true, label %lor.lhs.false\l|{<s0>T|<s1>F}}"];
	Node0xb77f870:s0 -> Node0xb77f900;
	Node0xb77f870:s1 -> Node0xb77f8a0;
	Node0xb77f8a0 [shape=record,label="{lor.lhs.false:                                    \l  %1 = load i32* %si1.addr, align 4\l  %cmp1 = icmp eq i32 %1, -2147483648\l  br i1 %cmp1, label %land.lhs.true, label %cond.false\l|{<s0>T|<s1>F}}"];
	Node0xb77f8a0:s0 -> Node0xb77f8d0;
	Node0xb77f8a0:s1 -> Node0xb77f930;
	Node0xb77f8d0 [shape=record,label="{land.lhs.true:                                    \l  %2 = load i32* %si2.addr, align 4\l  %cmp2 = icmp eq i32 %2, -1\l  br i1 %cmp2, label %cond.true, label %cond.false\l|{<s0>T|<s1>F}}"];
	Node0xb77f8d0:s0 -> Node0xb77f900;
	Node0xb77f8d0:s1 -> Node0xb77f930;
	Node0xb77f900 [shape=record,label="{cond.true:                                        \l  %3 = load i32* %si1.addr, align 4\l  br label %cond.end\l}"];
	Node0xb77f900 -> Node0xb77f960;
	Node0xb77f930 [shape=record,label="{cond.false:                                       \l  %4 = load i32* %si1.addr, align 4\l  %5 = load i32* %si2.addr, align 4\l  %rem = srem i32 %4, %5\l  br label %cond.end\l}"];
	Node0xb77f930 -> Node0xb77f960;
	Node0xb77f960 [shape=record,label="{cond.end:                                         \l  %cond = phi i32 [ %3, %cond.true ], [ %rem, %cond.false ]\l  ret i32 %cond\l}"];
}
