\hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h}{}\section{muju/externals/freertos/portable/\+G\+C\+C/\+R\+I\+S\+C-\/\+V/chip\+\_\+specific\+\_\+extensions/\+Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.h File Reference}
\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h}\index{muju/externals/freertos/portable/\+G\+C\+C/\+R\+I\+S\+C-\/\+V/chip\+\_\+specific\+\_\+extensions/\+Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{muju/externals/freertos/portable/\+G\+C\+C/\+R\+I\+S\+C-\/\+V/chip\+\_\+specific\+\_\+extensions/\+Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a8cece78107fce74b824d801a23758568}{portasm\+H\+A\+S\+\_\+\+M\+T\+I\+ME}~0
\item 
\#define \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0}~0x7b0
\item 
\#define \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a96e11c57269fbc8069e0641ca417212b}{lpend0}~0x7b1
\item 
\#define \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aa007274da0f58aa628b6ac0d0803fd15}{lpcount0}~0x7b2
\item 
\#define \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aad41d103016ebc35ee8f647189529c06}{lpstart1}~0x7b4
\item 
\#define \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a9afba459d3e301336a97efdd8fa2a886}{lpend1}~0x7b5
\item 
\#define \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a50b8029109ee00fac343444fcbbc5869}{lpcount1}~0x7b6
\item 
\#define \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}~6 /$\ast$ Must be even number on 32-\/bit cores. $\ast$/
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw $\ast$ \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} (\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a14be8bfd31329e2be76c29d1a6e027fc}{sp}) sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}{t1}
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a14be8bfd31329e2be76c29d1a6e027fc}{sp}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}{t1}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ada0a1ad9560e3bf0f37c72787b1dbc1f}{t2}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a4ecf22387b8d8149e64dbfd1b7a2329c}{t3}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a38765a1c86685ab362c5e7047efa0c08}{t4}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a07ed03e4fd915e4251ea4ad726857657}{t5}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr lpend0 csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr lpcount0 csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}{t1} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr lpstart1 csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}{t1} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ada0a1ad9560e3bf0f37c72787b1dbc1f}{t2} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr lpend1 csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}{t1} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ada0a1ad9560e3bf0f37c72787b1dbc1f}{t2} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a4ecf22387b8d8149e64dbfd1b7a2329c}{t3} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1}
\item 
macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr lpcount1 sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}{t1} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ada0a1ad9560e3bf0f37c72787b1dbc1f}{t2} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a4ecf22387b8d8149e64dbfd1b7a2329c}{t3} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a38765a1c86685ab362c5e7047efa0c08}{t4} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1}
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aa007274da0f58aa628b6ac0d0803fd15}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aa007274da0f58aa628b6ac0d0803fd15}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!lpcount0@{lpcount0}}
\index{lpcount0@{lpcount0}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{lpcount0}{lpcount0}}
{\footnotesize\ttfamily \#define lpcount0~0x7b2}



Definition at line 67 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a50b8029109ee00fac343444fcbbc5869}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a50b8029109ee00fac343444fcbbc5869}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!lpcount1@{lpcount1}}
\index{lpcount1@{lpcount1}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{lpcount1}{lpcount1}}
{\footnotesize\ttfamily \#define lpcount1~0x7b6}



Definition at line 70 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a96e11c57269fbc8069e0641ca417212b}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a96e11c57269fbc8069e0641ca417212b}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!lpend0@{lpend0}}
\index{lpend0@{lpend0}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{lpend0}{lpend0}}
{\footnotesize\ttfamily \#define lpend0~0x7b1}



Definition at line 66 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a9afba459d3e301336a97efdd8fa2a886}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a9afba459d3e301336a97efdd8fa2a886}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!lpend1@{lpend1}}
\index{lpend1@{lpend1}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{lpend1}{lpend1}}
{\footnotesize\ttfamily \#define lpend1~0x7b5}



Definition at line 69 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!lpstart0@{lpstart0}}
\index{lpstart0@{lpstart0}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{lpstart0}{lpstart0}}
{\footnotesize\ttfamily \#define lpstart0~0x7b0}



Definition at line 65 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aad41d103016ebc35ee8f647189529c06}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aad41d103016ebc35ee8f647189529c06}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!lpstart1@{lpstart1}}
\index{lpstart1@{lpstart1}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{lpstart1}{lpstart1}}
{\footnotesize\ttfamily \#define lpstart1~0x7b4}



Definition at line 68 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE@{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}}
\index{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE@{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}{portasmADDITIONAL\_CONTEXT\_SIZE}}
{\footnotesize\ttfamily \#define portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE~6 /$\ast$ Must be even number on 32-\/bit cores. $\ast$/}



Definition at line 73 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a8cece78107fce74b824d801a23758568}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a8cece78107fce74b824d801a23758568}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!portasm\+H\+A\+S\+\_\+\+M\+T\+I\+ME@{portasm\+H\+A\+S\+\_\+\+M\+T\+I\+ME}}
\index{portasm\+H\+A\+S\+\_\+\+M\+T\+I\+ME@{portasm\+H\+A\+S\+\_\+\+M\+T\+I\+ME}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{portasm\+H\+A\+S\+\_\+\+M\+T\+I\+ME}{portasmHAS\_MTIME}}
{\footnotesize\ttfamily \#define portasm\+H\+A\+S\+\_\+\+M\+T\+I\+ME~0}



Definition at line 62 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.



\subsection{Function Documentation}
\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE@{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE}}
\index{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE@{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{port\+W\+O\+R\+D\+\_\+\+S\+I\+Z\+E()}{portWORD\_SIZE()}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw $\ast$ port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE (\begin{DoxyParamCaption}\item[{\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a14be8bfd31329e2be76c29d1a6e027fc}{sp}}]{ }\end{DoxyParamCaption})}



\subsection{Variable Documentation}
\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!lpcount0@{lpcount0}}
\index{lpcount0@{lpcount0}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{lpcount0}{lpcount0}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}$\ast$ \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr lpcount0 csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}{t1} csrw lpcount0}



Definition at line 101 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!lpcount1@{lpcount1}}
\index{lpcount1@{lpcount1}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{lpcount1}{lpcount1}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}$\ast$ \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr lpcount1 sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}{t1} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ada0a1ad9560e3bf0f37c72787b1dbc1f}{t2} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a4ecf22387b8d8149e64dbfd1b7a2329c}{t3} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a38765a1c86685ab362c5e7047efa0c08}{t4} csrw lpcount1}



Definition at line 101 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!lpend0@{lpend0}}
\index{lpend0@{lpend0}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{lpend0}{lpend0}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}$\ast$ \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr lpend0 csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0} csrw lpend0}



Definition at line 101 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!lpend1@{lpend1}}
\index{lpend1@{lpend1}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{lpend1}{lpend1}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}$\ast$ \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr lpend1 csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}{t1} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ada0a1ad9560e3bf0f37c72787b1dbc1f}{t2} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a4ecf22387b8d8149e64dbfd1b7a2329c}{t3} csrw lpend1}



Definition at line 101 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!lpstart1@{lpstart1}}
\index{lpstart1@{lpstart1}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{lpstart1}{lpstart1}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}$\ast$ \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr lpstart1 csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}{t1} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ada0a1ad9560e3bf0f37c72787b1dbc1f}{t2} csrw lpstart1}



Definition at line 101 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a14be8bfd31329e2be76c29d1a6e027fc}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a14be8bfd31329e2be76c29d1a6e027fc}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!sp@{sp}}
\index{sp@{sp}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{sp}{sp}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}{t0} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}{t1} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ada0a1ad9560e3bf0f37c72787b1dbc1f}{t2} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a4ecf22387b8d8149e64dbfd1b7a2329c}{t3} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a38765a1c86685ab362c5e7047efa0c08}{t4} csrw \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a07ed03e4fd915e4251ea4ad726857657}{t5} addi sp}



Definition at line 77 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a36c71cd554fa9d6248534841af6e2d68}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!t0@{t0}}
\index{t0@{t0}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{t0}{t0}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE} $\ast$\hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a7b8e489f77c6831f918a2f5dae1cfd00}{lpcount1} sw t0}



Definition at line 77 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ad44aa7602aa1fa67e481934d0c585915}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!t1@{t1}}
\index{t1@{t1}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{t1}{t1}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}$\ast$ \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr t1}



Definition at line 77 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ada0a1ad9560e3bf0f37c72787b1dbc1f}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ada0a1ad9560e3bf0f37c72787b1dbc1f}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!t2@{t2}}
\index{t2@{t2}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{t2}{t2}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}$\ast$ \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr t2}



Definition at line 77 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a4ecf22387b8d8149e64dbfd1b7a2329c}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a4ecf22387b8d8149e64dbfd1b7a2329c}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!t3@{t3}}
\index{t3@{t3}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{t3}{t3}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}$\ast$ \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr t3}



Definition at line 77 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a38765a1c86685ab362c5e7047efa0c08}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a38765a1c86685ab362c5e7047efa0c08}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!t4@{t4}}
\index{t4@{t4}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{t4}{t4}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}$\ast$ \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr t4}



Definition at line 77 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

\mbox{\Hypertarget{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a07ed03e4fd915e4251ea4ad726857657}\label{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a07ed03e4fd915e4251ea4ad726857657}} 
\index{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}!t5@{t5}}
\index{t5@{t5}!Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h@{Pulpino\+\_\+\+Vega\+\_\+\+R\+V32\+M1\+R\+M/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}
\subsubsection{\texorpdfstring{t5}{t5}}
{\footnotesize\ttfamily macro portasm\+S\+A\+V\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS addi \hyperlink{_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}$\ast$ \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ae2c10d5d25714392e6892219afc14223}{port\+W\+O\+R\+D\+\_\+\+S\+I\+ZE} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_aca86d2a4cd93ebad389e2c767566c1aa}{lpstart0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a74e9c94679c53e464a3bee961dd42914}{lpend0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_ac7d8dbb2695c4a3ad3749e446a2daa07}{lpcount0} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a0c226e32fcf965262f4ef918a69fc822}{lpstart1} csrr \hyperlink{_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_a069f6df796b5c79a7981c0b40685ce84}{lpend1} csrr t5}



Definition at line 77 of file freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h.

