read -sv run_verilog_mid/adder_32b_8_91_1c5e3c2fbf911aaff5fbf98907ee374e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_91_1c5e3c2fbf911aaff5fbf98907ee374e_yosys.v
