// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/05/2024 18:44:07"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Projeto (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	KEY,
	SW,
	CLOCK_24,
	GPIO_0,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_SYNC_N);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	CLOCK_24;
inout 	[35:0] GPIO_0;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_24	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \camera|Mult2~mac_resulta ;
wire \camera|Mult2~309 ;
wire \camera|Mult2~310 ;
wire \camera|Mult2~311 ;
wire \camera|Mult2~312 ;
wire \camera|Mult2~313 ;
wire \camera|Mult2~314 ;
wire \camera|Mult2~315 ;
wire \camera|Mult2~316 ;
wire \camera|Mult2~317 ;
wire \camera|Mult2~318 ;
wire \camera|Mult2~319 ;
wire \camera|Mult2~320 ;
wire \camera|Mult2~321 ;
wire \camera|Mult2~322 ;
wire \camera|Mult2~326 ;
wire \camera|Mult2~327 ;
wire \camera|Mult2~328 ;
wire \camera|Mult2~329 ;
wire \camera|Mult2~330 ;
wire \camera|Mult2~331 ;
wire \camera|Mult2~332 ;
wire \camera|Mult2~333 ;
wire \camera|Mult2~334 ;
wire \camera|Mult2~335 ;
wire \camera|Mult2~336 ;
wire \camera|Mult2~337 ;
wire \camera|Mult2~338 ;
wire \camera|Mult2~339 ;
wire \camera|Mult2~8 ;
wire \camera|Mult2~9 ;
wire \camera|Mult2~10 ;
wire \camera|Mult2~11 ;
wire \camera|Mult2~12 ;
wire \camera|Mult2~13 ;
wire \camera|Mult2~14 ;
wire \camera|Mult2~15 ;
wire \camera|Mult2~16 ;
wire \camera|Mult2~17 ;
wire \camera|Mult2~18 ;
wire \camera|Mult2~19 ;
wire \camera|Mult2~20 ;
wire \camera|Mult2~21 ;
wire \camera|Mult2~22 ;
wire \camera|Mult2~23 ;
wire \camera|Mult2~24 ;
wire \camera|Mult2~25 ;
wire \camera|Mult2~26 ;
wire \camera|Mult2~27 ;
wire \camera|Mult2~28 ;
wire \camera|Mult2~29 ;
wire \camera|Mult2~30 ;
wire \camera|Mult2~31 ;
wire \camera|Mult2~32 ;
wire \camera|Mult2~33 ;
wire \camera|Mult2~34 ;
wire \camera|Mult2~35 ;
wire \camera|Mult2~36 ;
wire \camera|Mult2~37 ;
wire \camera|Mult2~38 ;
wire \camera|Mult2~39 ;
wire \camera|Mult0~8_resulta ;
wire \camera|Mult0~9 ;
wire \camera|Mult0~10 ;
wire \camera|Mult0~11 ;
wire \camera|Mult0~12 ;
wire \camera|Mult0~13 ;
wire \camera|Mult0~14 ;
wire \camera|Mult0~15 ;
wire \camera|Mult0~16 ;
wire \camera|Mult0~17 ;
wire \camera|Mult0~26 ;
wire \camera|Mult0~27 ;
wire \camera|Mult0~28 ;
wire \camera|Mult0~29 ;
wire \camera|Mult0~30 ;
wire \camera|Mult0~31 ;
wire \camera|Mult0~32 ;
wire \camera|Mult0~33 ;
wire \camera|Mult0~34 ;
wire \camera|Mult0~35 ;
wire \camera|Mult0~36 ;
wire \camera|Mult0~37 ;
wire \camera|Mult0~38 ;
wire \camera|Mult0~39 ;
wire \camera|Mult0~40 ;
wire \camera|Mult0~41 ;
wire \camera|Mult0~42 ;
wire \camera|Mult0~43 ;
wire \camera|Mult0~44 ;
wire \camera|Mult0~45 ;
wire \camera|Mult0~46 ;
wire \camera|Mult0~47 ;
wire \camera|Mult0~48 ;
wire \camera|Mult0~49 ;
wire \camera|Mult0~50 ;
wire \camera|Mult0~51 ;
wire \camera|Mult0~52 ;
wire \camera|Mult0~53 ;
wire \camera|Mult0~54 ;
wire \camera|Mult0~55 ;
wire \camera|Mult0~56 ;
wire \camera|Mult0~57 ;
wire \camera|Mult0~58 ;
wire \camera|Mult0~59 ;
wire \camera|Mult0~60 ;
wire \camera|Mult0~61 ;
wire \camera|Mult0~62 ;
wire \camera|Mult0~63 ;
wire \camera|Mult0~64 ;
wire \camera|Mult0~65 ;
wire \camera|Mult0~66 ;
wire \camera|Mult0~67 ;
wire \camera|Mult0~68 ;
wire \camera|Mult0~69 ;
wire \camera|Mult0~70 ;
wire \camera|Mult0~71 ;
wire \camera|Mult1~25 ;
wire \camera|Mult1~26 ;
wire \camera|Mult1~27 ;
wire \camera|Mult1~28 ;
wire \camera|Mult1~29 ;
wire \camera|Mult1~30 ;
wire \camera|Mult1~31 ;
wire \camera|Mult1~32 ;
wire \camera|Mult1~33 ;
wire \camera|Mult1~34 ;
wire \camera|Mult1~35 ;
wire \camera|Mult1~36 ;
wire \camera|Mult1~37 ;
wire \camera|Mult1~38 ;
wire \camera|Mult1~39 ;
wire \camera|Mult1~40 ;
wire \camera|Mult1~41 ;
wire \camera|Mult1~42 ;
wire \camera|Mult1~43 ;
wire \camera|Mult1~44 ;
wire \camera|Mult1~45 ;
wire \camera|Mult1~46 ;
wire \camera|Mult1~47 ;
wire \camera|Mult1~48 ;
wire \camera|Mult1~49 ;
wire \camera|Mult1~50 ;
wire \camera|Mult1~51 ;
wire \camera|Mult1~52 ;
wire \camera|Mult1~53 ;
wire \camera|Mult1~54 ;
wire \camera|Mult1~55 ;
wire \camera|Mult1~56 ;
wire \camera|Mult1~57 ;
wire \camera|Mult1~58 ;
wire \camera|Mult1~59 ;
wire \camera|Mult1~60 ;
wire \camera|Mult1~61 ;
wire \camera|Mult1~62 ;
wire \camera|Mult1~63 ;
wire \camera|Mult1~64 ;
wire \camera|Mult1~65 ;
wire \camera|Mult1~66 ;
wire \camera|Mult1~67 ;
wire \camera|Mult1~68 ;
wire \camera|Mult1~69 ;
wire \camera|Mult1~70 ;
wire \camera|Mult1~71 ;
wire \camera|Mult3~8_resulta ;
wire \camera|Mult3~9 ;
wire \camera|Mult3~10 ;
wire \camera|Mult3~11 ;
wire \camera|Mult3~12 ;
wire \camera|Mult3~13 ;
wire \camera|Mult3~14 ;
wire \camera|Mult3~15 ;
wire \camera|Mult3~16 ;
wire \camera|Mult3~17 ;
wire \camera|Mult3~26 ;
wire \camera|Mult3~27 ;
wire \camera|Mult3~28 ;
wire \camera|Mult3~29 ;
wire \camera|Mult3~30 ;
wire \camera|Mult3~31 ;
wire \camera|Mult3~32 ;
wire \camera|Mult3~33 ;
wire \camera|Mult3~34 ;
wire \camera|Mult3~35 ;
wire \camera|Mult3~36 ;
wire \camera|Mult3~37 ;
wire \camera|Mult3~38 ;
wire \camera|Mult3~39 ;
wire \camera|Mult3~40 ;
wire \camera|Mult3~41 ;
wire \camera|Mult3~42 ;
wire \camera|Mult3~43 ;
wire \camera|Mult3~44 ;
wire \camera|Mult3~45 ;
wire \camera|Mult3~46 ;
wire \camera|Mult3~47 ;
wire \camera|Mult3~48 ;
wire \camera|Mult3~49 ;
wire \camera|Mult3~50 ;
wire \camera|Mult3~51 ;
wire \camera|Mult3~52 ;
wire \camera|Mult3~53 ;
wire \camera|Mult3~54 ;
wire \camera|Mult3~55 ;
wire \camera|Mult3~56 ;
wire \camera|Mult3~57 ;
wire \camera|Mult3~58 ;
wire \camera|Mult3~59 ;
wire \camera|Mult3~60 ;
wire \camera|Mult3~61 ;
wire \camera|Mult3~62 ;
wire \camera|Mult3~63 ;
wire \camera|Mult3~64 ;
wire \camera|Mult3~65 ;
wire \camera|Mult3~66 ;
wire \camera|Mult3~67 ;
wire \camera|Mult3~68 ;
wire \camera|Mult3~69 ;
wire \camera|Mult3~70 ;
wire \camera|Mult3~71 ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \KEY[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[0]~input_o ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vga_inst|VGA_CLK~_wirecell_combout ;
wire \vga_inst|VGA_CLK~q ;
wire \vga_inst|Add0~17_sumout ;
wire \vga_inst|x[0]~feeder_combout ;
wire \vga_inst|x[6]~feeder_combout ;
wire \vga_inst|Add0~38 ;
wire \vga_inst|Add0~5_sumout ;
wire \vga_inst|Add0~6 ;
wire \vga_inst|Add0~9_sumout ;
wire \vga_inst|Add0~10 ;
wire \vga_inst|Add0~13_sumout ;
wire \vga_inst|Add0~14 ;
wire \vga_inst|Add0~1_sumout ;
wire \vga_inst|Equal0~0_combout ;
wire \vga_inst|x[9]~0_combout ;
wire \vga_inst|Add0~18 ;
wire \vga_inst|Add0~21_sumout ;
wire \vga_inst|Add0~22 ;
wire \vga_inst|Add0~25_sumout ;
wire \vga_inst|Add0~26 ;
wire \vga_inst|Add0~29_sumout ;
wire \vga_inst|Add0~30 ;
wire \vga_inst|Add0~33_sumout ;
wire \vga_inst|Add0~34 ;
wire \vga_inst|Add0~37_sumout ;
wire \vga_inst|LessThan0~0_combout ;
wire \vga_inst|Add1~21_sumout ;
wire \vga_inst|Add1~26 ;
wire \vga_inst|Add1~29_sumout ;
wire \vga_inst|Add1~30 ;
wire \vga_inst|Add1~33_sumout ;
wire \vga_inst|Add1~34 ;
wire \vga_inst|Add1~1_sumout ;
wire \vga_inst|Add1~2 ;
wire \vga_inst|Add1~37_sumout ;
wire \vga_inst|Add1~38 ;
wire \vga_inst|Add1~9_sumout ;
wire \vga_inst|Equal1~0_combout ;
wire \vga_inst|Add1~10 ;
wire \vga_inst|Add1~13_sumout ;
wire \vga_inst|Add1~14 ;
wire \vga_inst|Add1~5_sumout ;
wire \vga_inst|Add1~6 ;
wire \vga_inst|Add1~17_sumout ;
wire \vga_inst|y[8]~0_combout ;
wire \vga_inst|Add1~22 ;
wire \vga_inst|Add1~25_sumout ;
wire \vga_inst|LessThan1~0_combout ;
wire \vga_inst|LessThan1~1_combout ;
wire \vga_inst|Add3~2 ;
wire \vga_inst|Add3~6 ;
wire \vga_inst|Add3~34 ;
wire \vga_inst|Add3~38 ;
wire \vga_inst|Add3~30 ;
wire \vga_inst|Add3~26 ;
wire \vga_inst|Add3~18 ;
wire \vga_inst|Add3~22 ;
wire \vga_inst|Add3~14 ;
wire \vga_inst|Add3~9_sumout ;
wire \vga_inst|Add3~13_sumout ;
wire \vga_inst|Add3~21_sumout ;
wire \vga_inst|Add3~17_sumout ;
wire \vga_inst|Add3~25_sumout ;
wire \vga_inst|Add3~29_sumout ;
wire \vga_inst|Add3~37_sumout ;
wire \vga_inst|Add3~33_sumout ;
wire \vga_inst|Add3~5_sumout ;
wire \vga_inst|Add3~1_sumout ;
wire \Add2~26 ;
wire \Add2~30 ;
wire \Add2~34 ;
wire \Add2~38 ;
wire \Add2~18 ;
wire \Add2~14 ;
wire \Add2~10 ;
wire \Add2~22 ;
wire \Add2~6 ;
wire \Add2~1_sumout ;
wire \Add2~5_sumout ;
wire \Add2~21_sumout ;
wire \Add2~9_sumout ;
wire \Add2~13_sumout ;
wire \Add2~17_sumout ;
wire \Add2~37_sumout ;
wire \Add2~33_sumout ;
wire \Add2~29_sumout ;
wire \vga_inst|Add2~26_cout ;
wire \vga_inst|Add2~2 ;
wire \vga_inst|Add2~6 ;
wire \vga_inst|Add2~10 ;
wire \vga_inst|Add2~14 ;
wire \vga_inst|Add2~18 ;
wire \vga_inst|Add2~22 ;
wire \vga_inst|Add2~30 ;
wire \vga_inst|Add2~34 ;
wire \vga_inst|Add2~37_sumout ;
wire \Add2~25_sumout ;
wire \vga_inst|Add2~33_sumout ;
wire \vga_inst|Add2~29_sumout ;
wire \Add3~26 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~42 ;
wire \Add3~46 ;
wire \Add3~18 ;
wire \Add3~14 ;
wire \Add3~10 ;
wire \Add3~22 ;
wire \Add3~6 ;
wire \Add3~1_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|address_reg_b[5]~feeder_combout ;
wire \Add3~5_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|address_reg_b[4]~feeder_combout ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[9]~inputCLKENA0_outclk ;
wire \GPIO_0[11]~input_o ;
wire \camera|state~11_combout ;
wire \camera|state.WAIT_VSYNC_DOWN~q ;
wire \camera|state~10_combout ;
wire \camera|state.000~q ;
wire \GPIO_0[10]~input_o ;
wire \camera|state~9_combout ;
wire \camera|state.COUNT~q ;
wire \camera|bit~0_combout ;
wire \camera|bit[1]~1_combout ;
wire \camera|bit~2_combout ;
wire \camera|Selector23~0_combout ;
wire \camera|wren~q ;
wire \camera|Equal1~0_combout ;
wire \camera|x~9_combout ;
wire \camera|x~1_combout ;
wire \camera|Selector9~0_combout ;
wire \camera|Add2~9_sumout ;
wire \camera|Add3~17_sumout ;
wire \camera|x~4_combout ;
wire \camera|Selector12~0_combout ;
wire \camera|Add2~10 ;
wire \camera|Add2~13_sumout ;
wire \camera|x~5_combout ;
wire \camera|Add3~18 ;
wire \camera|Add3~21_sumout ;
wire \camera|Selector11~0_combout ;
wire \camera|Add2~14 ;
wire \camera|Add2~25_sumout ;
wire \camera|x~8_combout ;
wire \camera|Add3~22 ;
wire \camera|Add3~33_sumout ;
wire \camera|Selector10~0_combout ;
wire \camera|Add2~26 ;
wire \camera|Add2~29_sumout ;
wire \camera|Add3~34 ;
wire \camera|Add3~37_sumout ;
wire \camera|Equal3~3_combout ;
wire \camera|Add3~38 ;
wire \camera|Add3~9_sumout ;
wire \camera|x~6_combout ;
wire \camera|Selector8~0_combout ;
wire \camera|Add2~30 ;
wire \camera|Add2~17_sumout ;
wire \camera|Add3~10 ;
wire \camera|Add3~13_sumout ;
wire \camera|x~7_combout ;
wire \camera|Selector7~0_combout ;
wire \camera|Add2~18 ;
wire \camera|Add2~21_sumout ;
wire \camera|Add3~14 ;
wire \camera|Add3~29_sumout ;
wire \camera|Selector6~0_combout ;
wire \camera|Add2~22 ;
wire \camera|Add2~37_sumout ;
wire \camera|x~11_combout ;
wire \camera|Add3~30 ;
wire \camera|Add3~25_sumout ;
wire \camera|Equal3~4_combout ;
wire \camera|Equal3~1_combout ;
wire \camera|Equal3~2_combout ;
wire \camera|x~2_combout ;
wire \camera|Selector4~0_combout ;
wire \camera|Add2~38 ;
wire \camera|Add2~34 ;
wire \camera|Add2~5_sumout ;
wire \camera|Add3~26 ;
wire \camera|Add3~5_sumout ;
wire \camera|Add2~6 ;
wire \camera|Add2~1_sumout ;
wire \camera|Add3~6 ;
wire \camera|Add3~1_sumout ;
wire \camera|x~0_combout ;
wire \camera|Selector3~0_combout ;
wire \camera|Selector3~1_combout ;
wire \camera|x~3_combout ;
wire \camera|Equal3~0_combout ;
wire \camera|x~12_combout ;
wire \camera|Selector5~0_combout ;
wire \camera|Selector5~1_combout ;
wire \camera|Add2~33_sumout ;
wire \camera|x~10_combout ;
wire \camera|Equal3~6_combout ;
wire \camera|Equal3~5_combout ;
wire \camera|Equal3~7_combout ;
wire \camera|Add8~25_sumout ;
wire \camera|Selector22~0_combout ;
wire \camera|Add8~26 ;
wire \camera|Add8~29_sumout ;
wire \camera|Selector21~0_combout ;
wire \camera|Add8~30 ;
wire \camera|Add8~33_sumout ;
wire \camera|Selector20~0_combout ;
wire \camera|Add8~34 ;
wire \camera|Add8~37_sumout ;
wire \camera|Selector19~0_combout ;
wire \camera|Add8~38 ;
wire \camera|Add8~9_sumout ;
wire \camera|Selector18~0_combout ;
wire \camera|Add8~10 ;
wire \camera|Add8~1_sumout ;
wire \camera|Selector17~0_combout ;
wire \camera|Add8~2 ;
wire \camera|Add8~13_sumout ;
wire \camera|Selector16~0_combout ;
wire \camera|LessThan0~0_combout ;
wire \camera|Add0~2 ;
wire \camera|Add0~6 ;
wire \camera|Add0~10 ;
wire \camera|Add0~14 ;
wire \camera|Add0~18 ;
wire \camera|Add0~22 ;
wire \camera|Add0~26 ;
wire \camera|Add0~30 ;
wire \camera|Add0~34 ;
wire \camera|Add0~37_sumout ;
wire \camera|Add0~33_sumout ;
wire \camera|next_x[8]~7_combout ;
wire \camera|Add0~29_sumout ;
wire \camera|LessThan0~1_combout ;
wire \Add0~26 ;
wire \Add0~27 ;
wire \Add0~30 ;
wire \Add0~31 ;
wire \Add0~34 ;
wire \Add0~35 ;
wire \Add0~38 ;
wire \Add0~39 ;
wire \Add0~42 ;
wire \Add0~43 ;
wire \Add0~46 ;
wire \Add0~47 ;
wire \Add0~5_sumout ;
wire \camera|Add8~14 ;
wire \camera|Add8~5_sumout ;
wire \camera|Selector15~0_combout ;
wire \camera|Add8~6 ;
wire \camera|Add8~17_sumout ;
wire \camera|Selector14~0_combout ;
wire \camera|Add8~18 ;
wire \camera|Add8~21_sumout ;
wire \camera|Selector13~0_combout ;
wire \Add0~6 ;
wire \Add0~7 ;
wire \Add0~2 ;
wire \Add0~3 ;
wire \Add0~10 ;
wire \Add0~11 ;
wire \Add0~18 ;
wire \Add0~19 ;
wire \Add0~22 ;
wire \Add0~23 ;
wire \Add0~13_sumout ;
wire \Add0~1_sumout ;
wire \Add0~9_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ;
wire \Add0~17_sumout ;
wire \Add0~21_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ;
wire \Add3~13_sumout ;
wire \Add3~21_sumout ;
wire \Add3~9_sumout ;
wire \Add3~17_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ;
wire \GPIO_0[0]~input_o ;
wire \camera|cb[0]~0_combout ;
wire \camera|cr~0_combout ;
wire \GPIO_0[1]~input_o ;
wire \camera|cr~1_combout ;
wire \GPIO_0[2]~input_o ;
wire \camera|cr~2_combout ;
wire \GPIO_0[3]~input_o ;
wire \camera|cr~3_combout ;
wire \GPIO_0[4]~input_o ;
wire \camera|cr~4_combout ;
wire \GPIO_0[5]~input_o ;
wire \camera|cr~5_combout ;
wire \GPIO_0[6]~input_o ;
wire \camera|cr~6_combout ;
wire \GPIO_0[7]~input_o ;
wire \camera|cr~7_combout ;
wire \camera|Mult0~23 ;
wire \camera|Mult0~22 ;
wire \camera|Mult0~21 ;
wire \camera|Mult0~20 ;
wire \camera|Mult0~19 ;
wire \camera|Mult0~18 ;
wire \camera|Add4~30_cout ;
wire \camera|Add4~26_cout ;
wire \camera|Add4~22_cout ;
wire \camera|Add4~18_cout ;
wire \camera|Add4~14_cout ;
wire \camera|Add4~1_sumout ;
wire \camera|rgb[17]~0_combout ;
wire \camera|Add0~1_sumout ;
wire \camera|next_x[0]~0_combout ;
wire \camera|Add0~5_sumout ;
wire \camera|next_x[1]~1_combout ;
wire \camera|Add0~9_sumout ;
wire \camera|next_x[2]~2_combout ;
wire \camera|Add0~13_sumout ;
wire \camera|next_x[3]~3_combout ;
wire \camera|Add0~17_sumout ;
wire \camera|next_x[4]~4_combout ;
wire \camera|Add0~21_sumout ;
wire \camera|next_x[5]~5_combout ;
wire \camera|Add0~25_sumout ;
wire \camera|next_x[6]~6_combout ;
wire \Add0~25_sumout ;
wire \Add0~29_sumout ;
wire \Add0~33_sumout ;
wire \Add0~37_sumout ;
wire \Add0~41_sumout ;
wire \Add0~45_sumout ;
wire \vga_inst|x[0]~_wirecell_combout ;
wire \vga_inst|Add2~1_sumout ;
wire \vga_inst|Add2~5_sumout ;
wire \vga_inst|Add2~9_sumout ;
wire \vga_inst|Add2~13_sumout ;
wire \vga_inst|Add2~17_sumout ;
wire \vga_inst|Add2~21_sumout ;
wire \Add3~25_sumout ;
wire \Add3~29_sumout ;
wire \Add3~33_sumout ;
wire \Add3~37_sumout ;
wire \Add3~41_sumout ;
wire \Add3~45_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ;
wire \vga_inst|ativo~combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ;
wire \camera|Mult0~24 ;
wire \camera|Add4~2 ;
wire \camera|Add4~5_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a339~portbdataout ;
wire \vga_inst|VGA_R[5]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a330~portbdataout ;
wire \vga_inst|VGA_R[5]~8_combout ;
wire \vga_inst|VGA_R[5]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a340 ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a331~portbdataout ;
wire \vga_inst|VGA_R[6]~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_R[6]~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ;
wire \vga_inst|VGA_R[6]~4_combout ;
wire \camera|Mult0~25 ;
wire \camera|Add4~6 ;
wire \camera|Add4~9_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout ;
wire \camera|cb~1_combout ;
wire \camera|cb~2_combout ;
wire \camera|cb~3_combout ;
wire \camera|cb~4_combout ;
wire \camera|cb~5_combout ;
wire \camera|cb~6_combout ;
wire \camera|cb~7_combout ;
wire \camera|cb~8_combout ;
wire \camera|Mult1~8_resulta ;
wire \camera|Mult1~9 ;
wire \camera|Add5~1_sumout ;
wire \camera|Mult1~10 ;
wire \camera|Add5~2 ;
wire \camera|Add5~5_sumout ;
wire \camera|Mult1~11 ;
wire \camera|Add5~6 ;
wire \camera|Add5~9_sumout ;
wire \camera|Mult1~12 ;
wire \camera|Add5~10 ;
wire \camera|Add5~13_sumout ;
wire \camera|Mult1~13 ;
wire \camera|Add5~14 ;
wire \camera|Add5~17_sumout ;
wire \camera|Mult1~14 ;
wire \camera|Add5~18 ;
wire \camera|Add5~21_sumout ;
wire \camera|Mult1~15 ;
wire \camera|Add5~22 ;
wire \camera|Add5~25_sumout ;
wire \camera|Mult1~16 ;
wire \camera|Add5~26 ;
wire \camera|Add5~29_sumout ;
wire \camera|Mult1~17 ;
wire \camera|Add5~30 ;
wire \camera|Add5~33_sumout ;
wire \camera|Mult1~18 ;
wire \camera|Add5~34 ;
wire \camera|Add5~37_sumout ;
wire \camera|Mult1~19 ;
wire \camera|Add5~38 ;
wire \camera|Add5~41_sumout ;
wire \camera|Mult1~20 ;
wire \camera|Add5~42 ;
wire \camera|Add5~45_sumout ;
wire \camera|Mult1~21 ;
wire \camera|Add5~46 ;
wire \camera|Add5~49_sumout ;
wire \camera|Mult1~22 ;
wire \camera|Add5~50 ;
wire \camera|Add5~53_sumout ;
wire \camera|Mult1~23 ;
wire \camera|Add5~54 ;
wire \camera|Add5~57_sumout ;
wire \camera|Mult1~24 ;
wire \camera|Add5~58 ;
wire \camera|Add5~61_sumout ;
wire \camera|Add5~62 ;
wire \camera|Add5~65_sumout ;
wire \camera|Add5~66 ;
wire \camera|Add5~69_sumout ;
wire \camera|Add5~70 ;
wire \camera|Add5~73_sumout ;
wire \camera|Add5~74 ;
wire \camera|Add5~77_sumout ;
wire \camera|Mult2~323 ;
wire \camera|rgb[12]~feeder_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a341 ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout ;
wire \vga_inst|VGA_R[7]~5_combout ;
wire \vga_inst|VGA_R[7]~6_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout ;
wire \vga_inst|VGA_R[7]~7_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a336~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout ;
wire \vga_inst|VGA_G[5]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_G[5]~1_combout ;
wire \vga_inst|VGA_G[5]~2_combout ;
wire \camera|Mult2~324 ;
wire \camera|rgb[13]~feeder_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ;
wire \camera|Mult2~325 ;
wire \camera|rgb[14]~feeder_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a337~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a328~portbdataout ;
wire \vga_inst|VGA_G[6]~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_G[6]~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ;
wire \vga_inst|VGA_G[6]~5_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a329~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a338 ;
wire \vga_inst|VGA_G[7]~6_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_G[7]~7_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ;
wire \vga_inst|VGA_G[7]~8_combout ;
wire \camera|Mult3~23 ;
wire \camera|Mult3~22 ;
wire \camera|Mult3~21 ;
wire \camera|Mult3~20 ;
wire \camera|Mult3~19 ;
wire \camera|Mult3~18 ;
wire \camera|Add7~30_cout ;
wire \camera|Add7~26_cout ;
wire \camera|Add7~22_cout ;
wire \camera|Add7~18_cout ;
wire \camera|Add7~14_cout ;
wire \camera|Add7~1_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ;
wire \camera|Mult3~24 ;
wire \camera|Add7~2 ;
wire \camera|Add7~5_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a333~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a324~portbdataout ;
wire \vga_inst|VGA_B[5]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_B[5]~1_combout ;
wire \vga_inst|VGA_B[5]~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a325~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a334 ;
wire \vga_inst|VGA_B[6]~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_B[6]~4_combout ;
wire \vga_inst|VGA_B[6]~5_combout ;
wire \camera|Mult3~25 ;
wire \camera|Add7~6 ;
wire \camera|Add7~9_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a326~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout ;
wire \vga_inst|VGA_B[7]~6_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_B[7]~7_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ;
wire \vga_inst|VGA_B[7]~8_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \QIC_SIGNALTAP_GND~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \KEY[3]~input_o ;
wire \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ;
wire \GPIO_0[24]~input_o ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ;
wire \GPIO_0[25]~input_o ;
wire \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \KEY[1]~input_o ;
wire \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout ;
wire \auto_signaltap_0|~VCC~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [0:0] \pll_inst|pll_inst|altera_pll_i|fboutclk_wire ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [4:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [32:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [31:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg ;
wire [10:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [4:0] \auto_signaltap_0|acq_data_in_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [9:0] \vga_inst|x ;
wire [9:0] \camera|y ;
wire [9:0] \vga_inst|y ;
wire [17:0] \camera|rgb ;
wire [3:0] \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w ;
wire [9:0] \camera|x ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [1:0] \camera|bit ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [5:0] \buffer|memoria_rtl_0|auto_generated|address_reg_b ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [7:0] \camera|cb ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [7:0] \camera|cr ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [0:0] \pll_inst|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;

wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a339_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [63:0] \camera|Mult2~mac_RESULTA_bus ;
wire [63:0] \camera|Mult0~8_RESULTA_bus ;
wire [63:0] \camera|Mult1~8_RESULTA_bus ;
wire [63:0] \camera|Mult3~8_RESULTA_bus ;
wire [39:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a339~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a339_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a340  = \buffer|memoria_rtl_0|auto_generated|ram_block1a339_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a330~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a331~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a336~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a341  = \buffer|memoria_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a337~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a338  = \buffer|memoria_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a328~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a329~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a333~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a334  = \buffer|memoria_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a324~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a325~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a326~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \camera|Mult2~mac_resulta  = \camera|Mult2~mac_RESULTA_bus [0];
assign \camera|Mult2~309  = \camera|Mult2~mac_RESULTA_bus [1];
assign \camera|Mult2~310  = \camera|Mult2~mac_RESULTA_bus [2];
assign \camera|Mult2~311  = \camera|Mult2~mac_RESULTA_bus [3];
assign \camera|Mult2~312  = \camera|Mult2~mac_RESULTA_bus [4];
assign \camera|Mult2~313  = \camera|Mult2~mac_RESULTA_bus [5];
assign \camera|Mult2~314  = \camera|Mult2~mac_RESULTA_bus [6];
assign \camera|Mult2~315  = \camera|Mult2~mac_RESULTA_bus [7];
assign \camera|Mult2~316  = \camera|Mult2~mac_RESULTA_bus [8];
assign \camera|Mult2~317  = \camera|Mult2~mac_RESULTA_bus [9];
assign \camera|Mult2~318  = \camera|Mult2~mac_RESULTA_bus [10];
assign \camera|Mult2~319  = \camera|Mult2~mac_RESULTA_bus [11];
assign \camera|Mult2~320  = \camera|Mult2~mac_RESULTA_bus [12];
assign \camera|Mult2~321  = \camera|Mult2~mac_RESULTA_bus [13];
assign \camera|Mult2~322  = \camera|Mult2~mac_RESULTA_bus [14];
assign \camera|Mult2~323  = \camera|Mult2~mac_RESULTA_bus [15];
assign \camera|Mult2~324  = \camera|Mult2~mac_RESULTA_bus [16];
assign \camera|Mult2~325  = \camera|Mult2~mac_RESULTA_bus [17];
assign \camera|Mult2~326  = \camera|Mult2~mac_RESULTA_bus [18];
assign \camera|Mult2~327  = \camera|Mult2~mac_RESULTA_bus [19];
assign \camera|Mult2~328  = \camera|Mult2~mac_RESULTA_bus [20];
assign \camera|Mult2~329  = \camera|Mult2~mac_RESULTA_bus [21];
assign \camera|Mult2~330  = \camera|Mult2~mac_RESULTA_bus [22];
assign \camera|Mult2~331  = \camera|Mult2~mac_RESULTA_bus [23];
assign \camera|Mult2~332  = \camera|Mult2~mac_RESULTA_bus [24];
assign \camera|Mult2~333  = \camera|Mult2~mac_RESULTA_bus [25];
assign \camera|Mult2~334  = \camera|Mult2~mac_RESULTA_bus [26];
assign \camera|Mult2~335  = \camera|Mult2~mac_RESULTA_bus [27];
assign \camera|Mult2~336  = \camera|Mult2~mac_RESULTA_bus [28];
assign \camera|Mult2~337  = \camera|Mult2~mac_RESULTA_bus [29];
assign \camera|Mult2~338  = \camera|Mult2~mac_RESULTA_bus [30];
assign \camera|Mult2~339  = \camera|Mult2~mac_RESULTA_bus [31];
assign \camera|Mult2~8  = \camera|Mult2~mac_RESULTA_bus [32];
assign \camera|Mult2~9  = \camera|Mult2~mac_RESULTA_bus [33];
assign \camera|Mult2~10  = \camera|Mult2~mac_RESULTA_bus [34];
assign \camera|Mult2~11  = \camera|Mult2~mac_RESULTA_bus [35];
assign \camera|Mult2~12  = \camera|Mult2~mac_RESULTA_bus [36];
assign \camera|Mult2~13  = \camera|Mult2~mac_RESULTA_bus [37];
assign \camera|Mult2~14  = \camera|Mult2~mac_RESULTA_bus [38];
assign \camera|Mult2~15  = \camera|Mult2~mac_RESULTA_bus [39];
assign \camera|Mult2~16  = \camera|Mult2~mac_RESULTA_bus [40];
assign \camera|Mult2~17  = \camera|Mult2~mac_RESULTA_bus [41];
assign \camera|Mult2~18  = \camera|Mult2~mac_RESULTA_bus [42];
assign \camera|Mult2~19  = \camera|Mult2~mac_RESULTA_bus [43];
assign \camera|Mult2~20  = \camera|Mult2~mac_RESULTA_bus [44];
assign \camera|Mult2~21  = \camera|Mult2~mac_RESULTA_bus [45];
assign \camera|Mult2~22  = \camera|Mult2~mac_RESULTA_bus [46];
assign \camera|Mult2~23  = \camera|Mult2~mac_RESULTA_bus [47];
assign \camera|Mult2~24  = \camera|Mult2~mac_RESULTA_bus [48];
assign \camera|Mult2~25  = \camera|Mult2~mac_RESULTA_bus [49];
assign \camera|Mult2~26  = \camera|Mult2~mac_RESULTA_bus [50];
assign \camera|Mult2~27  = \camera|Mult2~mac_RESULTA_bus [51];
assign \camera|Mult2~28  = \camera|Mult2~mac_RESULTA_bus [52];
assign \camera|Mult2~29  = \camera|Mult2~mac_RESULTA_bus [53];
assign \camera|Mult2~30  = \camera|Mult2~mac_RESULTA_bus [54];
assign \camera|Mult2~31  = \camera|Mult2~mac_RESULTA_bus [55];
assign \camera|Mult2~32  = \camera|Mult2~mac_RESULTA_bus [56];
assign \camera|Mult2~33  = \camera|Mult2~mac_RESULTA_bus [57];
assign \camera|Mult2~34  = \camera|Mult2~mac_RESULTA_bus [58];
assign \camera|Mult2~35  = \camera|Mult2~mac_RESULTA_bus [59];
assign \camera|Mult2~36  = \camera|Mult2~mac_RESULTA_bus [60];
assign \camera|Mult2~37  = \camera|Mult2~mac_RESULTA_bus [61];
assign \camera|Mult2~38  = \camera|Mult2~mac_RESULTA_bus [62];
assign \camera|Mult2~39  = \camera|Mult2~mac_RESULTA_bus [63];

assign \camera|Mult0~8_resulta  = \camera|Mult0~8_RESULTA_bus [0];
assign \camera|Mult0~9  = \camera|Mult0~8_RESULTA_bus [1];
assign \camera|Mult0~10  = \camera|Mult0~8_RESULTA_bus [2];
assign \camera|Mult0~11  = \camera|Mult0~8_RESULTA_bus [3];
assign \camera|Mult0~12  = \camera|Mult0~8_RESULTA_bus [4];
assign \camera|Mult0~13  = \camera|Mult0~8_RESULTA_bus [5];
assign \camera|Mult0~14  = \camera|Mult0~8_RESULTA_bus [6];
assign \camera|Mult0~15  = \camera|Mult0~8_RESULTA_bus [7];
assign \camera|Mult0~16  = \camera|Mult0~8_RESULTA_bus [8];
assign \camera|Mult0~17  = \camera|Mult0~8_RESULTA_bus [9];
assign \camera|Mult0~18  = \camera|Mult0~8_RESULTA_bus [10];
assign \camera|Mult0~19  = \camera|Mult0~8_RESULTA_bus [11];
assign \camera|Mult0~20  = \camera|Mult0~8_RESULTA_bus [12];
assign \camera|Mult0~21  = \camera|Mult0~8_RESULTA_bus [13];
assign \camera|Mult0~22  = \camera|Mult0~8_RESULTA_bus [14];
assign \camera|Mult0~23  = \camera|Mult0~8_RESULTA_bus [15];
assign \camera|Mult0~24  = \camera|Mult0~8_RESULTA_bus [16];
assign \camera|Mult0~25  = \camera|Mult0~8_RESULTA_bus [17];
assign \camera|Mult0~26  = \camera|Mult0~8_RESULTA_bus [18];
assign \camera|Mult0~27  = \camera|Mult0~8_RESULTA_bus [19];
assign \camera|Mult0~28  = \camera|Mult0~8_RESULTA_bus [20];
assign \camera|Mult0~29  = \camera|Mult0~8_RESULTA_bus [21];
assign \camera|Mult0~30  = \camera|Mult0~8_RESULTA_bus [22];
assign \camera|Mult0~31  = \camera|Mult0~8_RESULTA_bus [23];
assign \camera|Mult0~32  = \camera|Mult0~8_RESULTA_bus [24];
assign \camera|Mult0~33  = \camera|Mult0~8_RESULTA_bus [25];
assign \camera|Mult0~34  = \camera|Mult0~8_RESULTA_bus [26];
assign \camera|Mult0~35  = \camera|Mult0~8_RESULTA_bus [27];
assign \camera|Mult0~36  = \camera|Mult0~8_RESULTA_bus [28];
assign \camera|Mult0~37  = \camera|Mult0~8_RESULTA_bus [29];
assign \camera|Mult0~38  = \camera|Mult0~8_RESULTA_bus [30];
assign \camera|Mult0~39  = \camera|Mult0~8_RESULTA_bus [31];
assign \camera|Mult0~40  = \camera|Mult0~8_RESULTA_bus [32];
assign \camera|Mult0~41  = \camera|Mult0~8_RESULTA_bus [33];
assign \camera|Mult0~42  = \camera|Mult0~8_RESULTA_bus [34];
assign \camera|Mult0~43  = \camera|Mult0~8_RESULTA_bus [35];
assign \camera|Mult0~44  = \camera|Mult0~8_RESULTA_bus [36];
assign \camera|Mult0~45  = \camera|Mult0~8_RESULTA_bus [37];
assign \camera|Mult0~46  = \camera|Mult0~8_RESULTA_bus [38];
assign \camera|Mult0~47  = \camera|Mult0~8_RESULTA_bus [39];
assign \camera|Mult0~48  = \camera|Mult0~8_RESULTA_bus [40];
assign \camera|Mult0~49  = \camera|Mult0~8_RESULTA_bus [41];
assign \camera|Mult0~50  = \camera|Mult0~8_RESULTA_bus [42];
assign \camera|Mult0~51  = \camera|Mult0~8_RESULTA_bus [43];
assign \camera|Mult0~52  = \camera|Mult0~8_RESULTA_bus [44];
assign \camera|Mult0~53  = \camera|Mult0~8_RESULTA_bus [45];
assign \camera|Mult0~54  = \camera|Mult0~8_RESULTA_bus [46];
assign \camera|Mult0~55  = \camera|Mult0~8_RESULTA_bus [47];
assign \camera|Mult0~56  = \camera|Mult0~8_RESULTA_bus [48];
assign \camera|Mult0~57  = \camera|Mult0~8_RESULTA_bus [49];
assign \camera|Mult0~58  = \camera|Mult0~8_RESULTA_bus [50];
assign \camera|Mult0~59  = \camera|Mult0~8_RESULTA_bus [51];
assign \camera|Mult0~60  = \camera|Mult0~8_RESULTA_bus [52];
assign \camera|Mult0~61  = \camera|Mult0~8_RESULTA_bus [53];
assign \camera|Mult0~62  = \camera|Mult0~8_RESULTA_bus [54];
assign \camera|Mult0~63  = \camera|Mult0~8_RESULTA_bus [55];
assign \camera|Mult0~64  = \camera|Mult0~8_RESULTA_bus [56];
assign \camera|Mult0~65  = \camera|Mult0~8_RESULTA_bus [57];
assign \camera|Mult0~66  = \camera|Mult0~8_RESULTA_bus [58];
assign \camera|Mult0~67  = \camera|Mult0~8_RESULTA_bus [59];
assign \camera|Mult0~68  = \camera|Mult0~8_RESULTA_bus [60];
assign \camera|Mult0~69  = \camera|Mult0~8_RESULTA_bus [61];
assign \camera|Mult0~70  = \camera|Mult0~8_RESULTA_bus [62];
assign \camera|Mult0~71  = \camera|Mult0~8_RESULTA_bus [63];

assign \camera|Mult1~8_resulta  = \camera|Mult1~8_RESULTA_bus [0];
assign \camera|Mult1~9  = \camera|Mult1~8_RESULTA_bus [1];
assign \camera|Mult1~10  = \camera|Mult1~8_RESULTA_bus [2];
assign \camera|Mult1~11  = \camera|Mult1~8_RESULTA_bus [3];
assign \camera|Mult1~12  = \camera|Mult1~8_RESULTA_bus [4];
assign \camera|Mult1~13  = \camera|Mult1~8_RESULTA_bus [5];
assign \camera|Mult1~14  = \camera|Mult1~8_RESULTA_bus [6];
assign \camera|Mult1~15  = \camera|Mult1~8_RESULTA_bus [7];
assign \camera|Mult1~16  = \camera|Mult1~8_RESULTA_bus [8];
assign \camera|Mult1~17  = \camera|Mult1~8_RESULTA_bus [9];
assign \camera|Mult1~18  = \camera|Mult1~8_RESULTA_bus [10];
assign \camera|Mult1~19  = \camera|Mult1~8_RESULTA_bus [11];
assign \camera|Mult1~20  = \camera|Mult1~8_RESULTA_bus [12];
assign \camera|Mult1~21  = \camera|Mult1~8_RESULTA_bus [13];
assign \camera|Mult1~22  = \camera|Mult1~8_RESULTA_bus [14];
assign \camera|Mult1~23  = \camera|Mult1~8_RESULTA_bus [15];
assign \camera|Mult1~24  = \camera|Mult1~8_RESULTA_bus [16];
assign \camera|Mult1~25  = \camera|Mult1~8_RESULTA_bus [17];
assign \camera|Mult1~26  = \camera|Mult1~8_RESULTA_bus [18];
assign \camera|Mult1~27  = \camera|Mult1~8_RESULTA_bus [19];
assign \camera|Mult1~28  = \camera|Mult1~8_RESULTA_bus [20];
assign \camera|Mult1~29  = \camera|Mult1~8_RESULTA_bus [21];
assign \camera|Mult1~30  = \camera|Mult1~8_RESULTA_bus [22];
assign \camera|Mult1~31  = \camera|Mult1~8_RESULTA_bus [23];
assign \camera|Mult1~32  = \camera|Mult1~8_RESULTA_bus [24];
assign \camera|Mult1~33  = \camera|Mult1~8_RESULTA_bus [25];
assign \camera|Mult1~34  = \camera|Mult1~8_RESULTA_bus [26];
assign \camera|Mult1~35  = \camera|Mult1~8_RESULTA_bus [27];
assign \camera|Mult1~36  = \camera|Mult1~8_RESULTA_bus [28];
assign \camera|Mult1~37  = \camera|Mult1~8_RESULTA_bus [29];
assign \camera|Mult1~38  = \camera|Mult1~8_RESULTA_bus [30];
assign \camera|Mult1~39  = \camera|Mult1~8_RESULTA_bus [31];
assign \camera|Mult1~40  = \camera|Mult1~8_RESULTA_bus [32];
assign \camera|Mult1~41  = \camera|Mult1~8_RESULTA_bus [33];
assign \camera|Mult1~42  = \camera|Mult1~8_RESULTA_bus [34];
assign \camera|Mult1~43  = \camera|Mult1~8_RESULTA_bus [35];
assign \camera|Mult1~44  = \camera|Mult1~8_RESULTA_bus [36];
assign \camera|Mult1~45  = \camera|Mult1~8_RESULTA_bus [37];
assign \camera|Mult1~46  = \camera|Mult1~8_RESULTA_bus [38];
assign \camera|Mult1~47  = \camera|Mult1~8_RESULTA_bus [39];
assign \camera|Mult1~48  = \camera|Mult1~8_RESULTA_bus [40];
assign \camera|Mult1~49  = \camera|Mult1~8_RESULTA_bus [41];
assign \camera|Mult1~50  = \camera|Mult1~8_RESULTA_bus [42];
assign \camera|Mult1~51  = \camera|Mult1~8_RESULTA_bus [43];
assign \camera|Mult1~52  = \camera|Mult1~8_RESULTA_bus [44];
assign \camera|Mult1~53  = \camera|Mult1~8_RESULTA_bus [45];
assign \camera|Mult1~54  = \camera|Mult1~8_RESULTA_bus [46];
assign \camera|Mult1~55  = \camera|Mult1~8_RESULTA_bus [47];
assign \camera|Mult1~56  = \camera|Mult1~8_RESULTA_bus [48];
assign \camera|Mult1~57  = \camera|Mult1~8_RESULTA_bus [49];
assign \camera|Mult1~58  = \camera|Mult1~8_RESULTA_bus [50];
assign \camera|Mult1~59  = \camera|Mult1~8_RESULTA_bus [51];
assign \camera|Mult1~60  = \camera|Mult1~8_RESULTA_bus [52];
assign \camera|Mult1~61  = \camera|Mult1~8_RESULTA_bus [53];
assign \camera|Mult1~62  = \camera|Mult1~8_RESULTA_bus [54];
assign \camera|Mult1~63  = \camera|Mult1~8_RESULTA_bus [55];
assign \camera|Mult1~64  = \camera|Mult1~8_RESULTA_bus [56];
assign \camera|Mult1~65  = \camera|Mult1~8_RESULTA_bus [57];
assign \camera|Mult1~66  = \camera|Mult1~8_RESULTA_bus [58];
assign \camera|Mult1~67  = \camera|Mult1~8_RESULTA_bus [59];
assign \camera|Mult1~68  = \camera|Mult1~8_RESULTA_bus [60];
assign \camera|Mult1~69  = \camera|Mult1~8_RESULTA_bus [61];
assign \camera|Mult1~70  = \camera|Mult1~8_RESULTA_bus [62];
assign \camera|Mult1~71  = \camera|Mult1~8_RESULTA_bus [63];

assign \camera|Mult3~8_resulta  = \camera|Mult3~8_RESULTA_bus [0];
assign \camera|Mult3~9  = \camera|Mult3~8_RESULTA_bus [1];
assign \camera|Mult3~10  = \camera|Mult3~8_RESULTA_bus [2];
assign \camera|Mult3~11  = \camera|Mult3~8_RESULTA_bus [3];
assign \camera|Mult3~12  = \camera|Mult3~8_RESULTA_bus [4];
assign \camera|Mult3~13  = \camera|Mult3~8_RESULTA_bus [5];
assign \camera|Mult3~14  = \camera|Mult3~8_RESULTA_bus [6];
assign \camera|Mult3~15  = \camera|Mult3~8_RESULTA_bus [7];
assign \camera|Mult3~16  = \camera|Mult3~8_RESULTA_bus [8];
assign \camera|Mult3~17  = \camera|Mult3~8_RESULTA_bus [9];
assign \camera|Mult3~18  = \camera|Mult3~8_RESULTA_bus [10];
assign \camera|Mult3~19  = \camera|Mult3~8_RESULTA_bus [11];
assign \camera|Mult3~20  = \camera|Mult3~8_RESULTA_bus [12];
assign \camera|Mult3~21  = \camera|Mult3~8_RESULTA_bus [13];
assign \camera|Mult3~22  = \camera|Mult3~8_RESULTA_bus [14];
assign \camera|Mult3~23  = \camera|Mult3~8_RESULTA_bus [15];
assign \camera|Mult3~24  = \camera|Mult3~8_RESULTA_bus [16];
assign \camera|Mult3~25  = \camera|Mult3~8_RESULTA_bus [17];
assign \camera|Mult3~26  = \camera|Mult3~8_RESULTA_bus [18];
assign \camera|Mult3~27  = \camera|Mult3~8_RESULTA_bus [19];
assign \camera|Mult3~28  = \camera|Mult3~8_RESULTA_bus [20];
assign \camera|Mult3~29  = \camera|Mult3~8_RESULTA_bus [21];
assign \camera|Mult3~30  = \camera|Mult3~8_RESULTA_bus [22];
assign \camera|Mult3~31  = \camera|Mult3~8_RESULTA_bus [23];
assign \camera|Mult3~32  = \camera|Mult3~8_RESULTA_bus [24];
assign \camera|Mult3~33  = \camera|Mult3~8_RESULTA_bus [25];
assign \camera|Mult3~34  = \camera|Mult3~8_RESULTA_bus [26];
assign \camera|Mult3~35  = \camera|Mult3~8_RESULTA_bus [27];
assign \camera|Mult3~36  = \camera|Mult3~8_RESULTA_bus [28];
assign \camera|Mult3~37  = \camera|Mult3~8_RESULTA_bus [29];
assign \camera|Mult3~38  = \camera|Mult3~8_RESULTA_bus [30];
assign \camera|Mult3~39  = \camera|Mult3~8_RESULTA_bus [31];
assign \camera|Mult3~40  = \camera|Mult3~8_RESULTA_bus [32];
assign \camera|Mult3~41  = \camera|Mult3~8_RESULTA_bus [33];
assign \camera|Mult3~42  = \camera|Mult3~8_RESULTA_bus [34];
assign \camera|Mult3~43  = \camera|Mult3~8_RESULTA_bus [35];
assign \camera|Mult3~44  = \camera|Mult3~8_RESULTA_bus [36];
assign \camera|Mult3~45  = \camera|Mult3~8_RESULTA_bus [37];
assign \camera|Mult3~46  = \camera|Mult3~8_RESULTA_bus [38];
assign \camera|Mult3~47  = \camera|Mult3~8_RESULTA_bus [39];
assign \camera|Mult3~48  = \camera|Mult3~8_RESULTA_bus [40];
assign \camera|Mult3~49  = \camera|Mult3~8_RESULTA_bus [41];
assign \camera|Mult3~50  = \camera|Mult3~8_RESULTA_bus [42];
assign \camera|Mult3~51  = \camera|Mult3~8_RESULTA_bus [43];
assign \camera|Mult3~52  = \camera|Mult3~8_RESULTA_bus [44];
assign \camera|Mult3~53  = \camera|Mult3~8_RESULTA_bus [45];
assign \camera|Mult3~54  = \camera|Mult3~8_RESULTA_bus [46];
assign \camera|Mult3~55  = \camera|Mult3~8_RESULTA_bus [47];
assign \camera|Mult3~56  = \camera|Mult3~8_RESULTA_bus [48];
assign \camera|Mult3~57  = \camera|Mult3~8_RESULTA_bus [49];
assign \camera|Mult3~58  = \camera|Mult3~8_RESULTA_bus [50];
assign \camera|Mult3~59  = \camera|Mult3~8_RESULTA_bus [51];
assign \camera|Mult3~60  = \camera|Mult3~8_RESULTA_bus [52];
assign \camera|Mult3~61  = \camera|Mult3~8_RESULTA_bus [53];
assign \camera|Mult3~62  = \camera|Mult3~8_RESULTA_bus [54];
assign \camera|Mult3~63  = \camera|Mult3~8_RESULTA_bus [55];
assign \camera|Mult3~64  = \camera|Mult3~8_RESULTA_bus [56];
assign \camera|Mult3~65  = \camera|Mult3~8_RESULTA_bus [57];
assign \camera|Mult3~66  = \camera|Mult3~8_RESULTA_bus [58];
assign \camera|Mult3~67  = \camera|Mult3~8_RESULTA_bus [59];
assign \camera|Mult3~68  = \camera|Mult3~8_RESULTA_bus [60];
assign \camera|Mult3~69  = \camera|Mult3~8_RESULTA_bus [61];
assign \camera|Mult3~70  = \camera|Mult3~8_RESULTA_bus [62];
assign \camera|Mult3~71  = \camera|Mult3~8_RESULTA_bus [63];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: FF_X3_Y5_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 64'h3333CCCC1313CECE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 64'h4E4E4E4E4E4E4E4E;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \CLOCK_24~output (
	.i(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLOCK_24),
	.obar());
// synopsys translate_off
defparam \CLOCK_24~output .bus_hold = "false";
defparam \CLOCK_24~output .open_drain_output = "false";
defparam \CLOCK_24~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\vga_inst|VGA_CLK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\vga_inst|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_inst|LessThan1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga_inst|VGA_R[5]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga_inst|VGA_R[6]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga_inst|VGA_R[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga_inst|VGA_G[5]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga_inst|VGA_G[6]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga_inst|VGA_G[7]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\vga_inst|VGA_B[5]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vga_inst|VGA_B[6]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\vga_inst|VGA_B[7]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\vga_inst|ativo~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "false";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll_inst|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[0]~input_o ),
	.pfden(gnd),
	.refclkin(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll_inst|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "360.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 18;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 18;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 5;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 4;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 8;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 7;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "24.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N12
cyclonev_lcell_comb \vga_inst|VGA_CLK~_wirecell (
// Equation(s):
// \vga_inst|VGA_CLK~_wirecell_combout  = !\vga_inst|VGA_CLK~q 

	.dataa(gnd),
	.datab(!\vga_inst|VGA_CLK~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_CLK~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_CLK~_wirecell .extended_lut = "off";
defparam \vga_inst|VGA_CLK~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \vga_inst|VGA_CLK~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N17
dffeas \vga_inst|VGA_CLK (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\vga_inst|VGA_CLK~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_CLK .is_wysiwyg = "true";
defparam \vga_inst|VGA_CLK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N0
cyclonev_lcell_comb \vga_inst|Add0~17 (
// Equation(s):
// \vga_inst|Add0~17_sumout  = SUM(( \vga_inst|x [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add0~18  = CARRY(( \vga_inst|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~17_sumout ),
	.cout(\vga_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~17 .extended_lut = "off";
defparam \vga_inst|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N30
cyclonev_lcell_comb \vga_inst|x[0]~feeder (
// Equation(s):
// \vga_inst|x[0]~feeder_combout  = ( \vga_inst|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|x[0]~feeder .extended_lut = "off";
defparam \vga_inst|x[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N24
cyclonev_lcell_comb \vga_inst|x[6]~feeder (
// Equation(s):
// \vga_inst|x[6]~feeder_combout  = ( \vga_inst|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|x[6]~feeder .extended_lut = "off";
defparam \vga_inst|x[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N26
dffeas \vga_inst|x[6] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(\vga_inst|x[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[6] .is_wysiwyg = "true";
defparam \vga_inst|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N15
cyclonev_lcell_comb \vga_inst|Add0~37 (
// Equation(s):
// \vga_inst|Add0~37_sumout  = SUM(( \vga_inst|x [5] ) + ( GND ) + ( \vga_inst|Add0~34  ))
// \vga_inst|Add0~38  = CARRY(( \vga_inst|x [5] ) + ( GND ) + ( \vga_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~37_sumout ),
	.cout(\vga_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~37 .extended_lut = "off";
defparam \vga_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N18
cyclonev_lcell_comb \vga_inst|Add0~5 (
// Equation(s):
// \vga_inst|Add0~5_sumout  = SUM(( \vga_inst|x [6] ) + ( GND ) + ( \vga_inst|Add0~38  ))
// \vga_inst|Add0~6  = CARRY(( \vga_inst|x [6] ) + ( GND ) + ( \vga_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\vga_inst|x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~5_sumout ),
	.cout(\vga_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~5 .extended_lut = "off";
defparam \vga_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N59
dffeas \vga_inst|x[9] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[9] .is_wysiwyg = "true";
defparam \vga_inst|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N21
cyclonev_lcell_comb \vga_inst|Add0~9 (
// Equation(s):
// \vga_inst|Add0~9_sumout  = SUM(( \vga_inst|x [7] ) + ( GND ) + ( \vga_inst|Add0~6  ))
// \vga_inst|Add0~10  = CARRY(( \vga_inst|x [7] ) + ( GND ) + ( \vga_inst|Add0~6  ))

	.dataa(!\vga_inst|x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~9_sumout ),
	.cout(\vga_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~9 .extended_lut = "off";
defparam \vga_inst|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N53
dffeas \vga_inst|x[7] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[7] .is_wysiwyg = "true";
defparam \vga_inst|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N24
cyclonev_lcell_comb \vga_inst|Add0~13 (
// Equation(s):
// \vga_inst|Add0~13_sumout  = SUM(( \vga_inst|x [8] ) + ( GND ) + ( \vga_inst|Add0~10  ))
// \vga_inst|Add0~14  = CARRY(( \vga_inst|x [8] ) + ( GND ) + ( \vga_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~13_sumout ),
	.cout(\vga_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~13 .extended_lut = "off";
defparam \vga_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N56
dffeas \vga_inst|x[8] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[8] .is_wysiwyg = "true";
defparam \vga_inst|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N27
cyclonev_lcell_comb \vga_inst|Add0~1 (
// Equation(s):
// \vga_inst|Add0~1_sumout  = SUM(( \vga_inst|x [9] ) + ( GND ) + ( \vga_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~1 .extended_lut = "off";
defparam \vga_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N6
cyclonev_lcell_comb \vga_inst|Equal0~0 (
// Equation(s):
// \vga_inst|Equal0~0_combout  = ( \vga_inst|Add0~37_sumout  & ( !\vga_inst|Add0~21_sumout  & ( (!\vga_inst|Add0~29_sumout  & (!\vga_inst|Add0~25_sumout  & (!\vga_inst|Add0~33_sumout  & !\vga_inst|Add0~17_sumout ))) ) ) )

	.dataa(!\vga_inst|Add0~29_sumout ),
	.datab(!\vga_inst|Add0~25_sumout ),
	.datac(!\vga_inst|Add0~33_sumout ),
	.datad(!\vga_inst|Add0~17_sumout ),
	.datae(!\vga_inst|Add0~37_sumout ),
	.dataf(!\vga_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal0~0 .extended_lut = "off";
defparam \vga_inst|Equal0~0 .lut_mask = 64'h0000800000000000;
defparam \vga_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N0
cyclonev_lcell_comb \vga_inst|x[9]~0 (
// Equation(s):
// \vga_inst|x[9]~0_combout  = ( \vga_inst|Add0~9_sumout  & ( \vga_inst|Equal0~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\vga_inst|Add0~9_sumout  & ( \vga_inst|Equal0~0_combout  & ( (!\KEY[0]~input_o ) # ((!\vga_inst|Add0~5_sumout  & 
// (\vga_inst|Add0~1_sumout  & \vga_inst|Add0~13_sumout ))) ) ) ) # ( \vga_inst|Add0~9_sumout  & ( !\vga_inst|Equal0~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\vga_inst|Add0~9_sumout  & ( !\vga_inst|Equal0~0_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\vga_inst|Add0~5_sumout ),
	.datab(!\vga_inst|Add0~1_sumout ),
	.datac(!\vga_inst|Add0~13_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\vga_inst|Add0~9_sumout ),
	.dataf(!\vga_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|x[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|x[9]~0 .extended_lut = "off";
defparam \vga_inst|x[9]~0 .lut_mask = 64'hFF00FF00FF02FF00;
defparam \vga_inst|x[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N32
dffeas \vga_inst|x[0] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(\vga_inst|x[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[0] .is_wysiwyg = "true";
defparam \vga_inst|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N3
cyclonev_lcell_comb \vga_inst|Add0~21 (
// Equation(s):
// \vga_inst|Add0~21_sumout  = SUM(( \vga_inst|x [1] ) + ( GND ) + ( \vga_inst|Add0~18  ))
// \vga_inst|Add0~22  = CARRY(( \vga_inst|x [1] ) + ( GND ) + ( \vga_inst|Add0~18  ))

	.dataa(!\vga_inst|x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~21_sumout ),
	.cout(\vga_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~21 .extended_lut = "off";
defparam \vga_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N35
dffeas \vga_inst|x[1] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[1] .is_wysiwyg = "true";
defparam \vga_inst|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N6
cyclonev_lcell_comb \vga_inst|Add0~25 (
// Equation(s):
// \vga_inst|Add0~25_sumout  = SUM(( \vga_inst|x [2] ) + ( GND ) + ( \vga_inst|Add0~22  ))
// \vga_inst|Add0~26  = CARRY(( \vga_inst|x [2] ) + ( GND ) + ( \vga_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~25_sumout ),
	.cout(\vga_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~25 .extended_lut = "off";
defparam \vga_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N38
dffeas \vga_inst|x[2] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[2] .is_wysiwyg = "true";
defparam \vga_inst|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N9
cyclonev_lcell_comb \vga_inst|Add0~29 (
// Equation(s):
// \vga_inst|Add0~29_sumout  = SUM(( \vga_inst|x [3] ) + ( GND ) + ( \vga_inst|Add0~26  ))
// \vga_inst|Add0~30  = CARRY(( \vga_inst|x [3] ) + ( GND ) + ( \vga_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~29_sumout ),
	.cout(\vga_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~29 .extended_lut = "off";
defparam \vga_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N41
dffeas \vga_inst|x[3] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[3] .is_wysiwyg = "true";
defparam \vga_inst|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N12
cyclonev_lcell_comb \vga_inst|Add0~33 (
// Equation(s):
// \vga_inst|Add0~33_sumout  = SUM(( \vga_inst|x [4] ) + ( GND ) + ( \vga_inst|Add0~30  ))
// \vga_inst|Add0~34  = CARRY(( \vga_inst|x [4] ) + ( GND ) + ( \vga_inst|Add0~30  ))

	.dataa(gnd),
	.datab(!\vga_inst|x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~33_sumout ),
	.cout(\vga_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~33 .extended_lut = "off";
defparam \vga_inst|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N44
dffeas \vga_inst|x[4] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[4] .is_wysiwyg = "true";
defparam \vga_inst|x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N47
dffeas \vga_inst|x[5] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[5] .is_wysiwyg = "true";
defparam \vga_inst|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N12
cyclonev_lcell_comb \vga_inst|LessThan0~0 (
// Equation(s):
// \vga_inst|LessThan0~0_combout  = ( !\vga_inst|x [9] & ( \vga_inst|x [6] & ( (!\vga_inst|x [5] & (!\vga_inst|x [7] & !\vga_inst|x [8])) ) ) ) # ( !\vga_inst|x [9] & ( !\vga_inst|x [6] & ( (!\vga_inst|x [7] & !\vga_inst|x [8]) ) ) )

	.dataa(!\vga_inst|x [5]),
	.datab(!\vga_inst|x [7]),
	.datac(!\vga_inst|x [8]),
	.datad(gnd),
	.datae(!\vga_inst|x [9]),
	.dataf(!\vga_inst|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan0~0 .extended_lut = "off";
defparam \vga_inst|LessThan0~0 .lut_mask = 64'hC0C0000080800000;
defparam \vga_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N0
cyclonev_lcell_comb \vga_inst|Add1~21 (
// Equation(s):
// \vga_inst|Add1~21_sumout  = SUM(( \vga_inst|y [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add1~22  = CARRY(( \vga_inst|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~21_sumout ),
	.cout(\vga_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~21 .extended_lut = "off";
defparam \vga_inst|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N50
dffeas \vga_inst|y[6] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[8]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[6] .is_wysiwyg = "true";
defparam \vga_inst|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N3
cyclonev_lcell_comb \vga_inst|Add1~25 (
// Equation(s):
// \vga_inst|Add1~25_sumout  = SUM(( \vga_inst|y [1] ) + ( GND ) + ( \vga_inst|Add1~22  ))
// \vga_inst|Add1~26  = CARRY(( \vga_inst|y [1] ) + ( GND ) + ( \vga_inst|Add1~22  ))

	.dataa(!\vga_inst|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~25_sumout ),
	.cout(\vga_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~25 .extended_lut = "off";
defparam \vga_inst|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N6
cyclonev_lcell_comb \vga_inst|Add1~29 (
// Equation(s):
// \vga_inst|Add1~29_sumout  = SUM(( \vga_inst|y [2] ) + ( GND ) + ( \vga_inst|Add1~26  ))
// \vga_inst|Add1~30  = CARRY(( \vga_inst|y [2] ) + ( GND ) + ( \vga_inst|Add1~26  ))

	.dataa(gnd),
	.datab(!\vga_inst|y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~29_sumout ),
	.cout(\vga_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~29 .extended_lut = "off";
defparam \vga_inst|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N59
dffeas \vga_inst|y[2] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[8]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[2] .is_wysiwyg = "true";
defparam \vga_inst|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N9
cyclonev_lcell_comb \vga_inst|Add1~33 (
// Equation(s):
// \vga_inst|Add1~33_sumout  = SUM(( \vga_inst|y [3] ) + ( GND ) + ( \vga_inst|Add1~30  ))
// \vga_inst|Add1~34  = CARRY(( \vga_inst|y [3] ) + ( GND ) + ( \vga_inst|Add1~30  ))

	.dataa(!\vga_inst|y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~33_sumout ),
	.cout(\vga_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~33 .extended_lut = "off";
defparam \vga_inst|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N56
dffeas \vga_inst|y[3] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[8]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[3] .is_wysiwyg = "true";
defparam \vga_inst|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N12
cyclonev_lcell_comb \vga_inst|Add1~1 (
// Equation(s):
// \vga_inst|Add1~1_sumout  = SUM(( \vga_inst|y [4] ) + ( GND ) + ( \vga_inst|Add1~34  ))
// \vga_inst|Add1~2  = CARRY(( \vga_inst|y [4] ) + ( GND ) + ( \vga_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~1_sumout ),
	.cout(\vga_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~1 .extended_lut = "off";
defparam \vga_inst|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N23
dffeas \vga_inst|y[4] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[8]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[4] .is_wysiwyg = "true";
defparam \vga_inst|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N15
cyclonev_lcell_comb \vga_inst|Add1~37 (
// Equation(s):
// \vga_inst|Add1~37_sumout  = SUM(( \vga_inst|y [5] ) + ( GND ) + ( \vga_inst|Add1~2  ))
// \vga_inst|Add1~38  = CARRY(( \vga_inst|y [5] ) + ( GND ) + ( \vga_inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~37_sumout ),
	.cout(\vga_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~37 .extended_lut = "off";
defparam \vga_inst|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N17
dffeas \vga_inst|y[5] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[8]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[5] .is_wysiwyg = "true";
defparam \vga_inst|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N18
cyclonev_lcell_comb \vga_inst|Add1~9 (
// Equation(s):
// \vga_inst|Add1~9_sumout  = SUM(( \vga_inst|y [6] ) + ( GND ) + ( \vga_inst|Add1~38  ))
// \vga_inst|Add1~10  = CARRY(( \vga_inst|y [6] ) + ( GND ) + ( \vga_inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~9_sumout ),
	.cout(\vga_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~9 .extended_lut = "off";
defparam \vga_inst|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N39
cyclonev_lcell_comb \vga_inst|Equal1~0 (
// Equation(s):
// \vga_inst|Equal1~0_combout  = ( \vga_inst|Add1~21_sumout  & ( !\vga_inst|Add1~1_sumout  & ( (\vga_inst|Add1~29_sumout  & (\vga_inst|Add1~33_sumout  & (!\vga_inst|Add1~37_sumout  & !\vga_inst|Add1~25_sumout ))) ) ) )

	.dataa(!\vga_inst|Add1~29_sumout ),
	.datab(!\vga_inst|Add1~33_sumout ),
	.datac(!\vga_inst|Add1~37_sumout ),
	.datad(!\vga_inst|Add1~25_sumout ),
	.datae(!\vga_inst|Add1~21_sumout ),
	.dataf(!\vga_inst|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal1~0 .extended_lut = "off";
defparam \vga_inst|Equal1~0 .lut_mask = 64'h0000100000000000;
defparam \vga_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N32
dffeas \vga_inst|y[7] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[8]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[7] .is_wysiwyg = "true";
defparam \vga_inst|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N21
cyclonev_lcell_comb \vga_inst|Add1~13 (
// Equation(s):
// \vga_inst|Add1~13_sumout  = SUM(( \vga_inst|y [7] ) + ( GND ) + ( \vga_inst|Add1~10  ))
// \vga_inst|Add1~14  = CARRY(( \vga_inst|y [7] ) + ( GND ) + ( \vga_inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~13_sumout ),
	.cout(\vga_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~13 .extended_lut = "off";
defparam \vga_inst|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N2
dffeas \vga_inst|y[9] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[8]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[9] .is_wysiwyg = "true";
defparam \vga_inst|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N24
cyclonev_lcell_comb \vga_inst|Add1~5 (
// Equation(s):
// \vga_inst|Add1~5_sumout  = SUM(( \vga_inst|y [8] ) + ( GND ) + ( \vga_inst|Add1~14  ))
// \vga_inst|Add1~6  = CARRY(( \vga_inst|y [8] ) + ( GND ) + ( \vga_inst|Add1~14  ))

	.dataa(gnd),
	.datab(!\vga_inst|y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~5_sumout ),
	.cout(\vga_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~5 .extended_lut = "off";
defparam \vga_inst|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N17
dffeas \vga_inst|y[8] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[8]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[8] .is_wysiwyg = "true";
defparam \vga_inst|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N27
cyclonev_lcell_comb \vga_inst|Add1~17 (
// Equation(s):
// \vga_inst|Add1~17_sumout  = SUM(( \vga_inst|y [9] ) + ( GND ) + ( \vga_inst|Add1~6  ))

	.dataa(!\vga_inst|y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~17 .extended_lut = "off";
defparam \vga_inst|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N54
cyclonev_lcell_comb \vga_inst|y[8]~0 (
// Equation(s):
// \vga_inst|y[8]~0_combout  = ( \vga_inst|Add1~17_sumout  & ( \vga_inst|Add1~5_sumout  & ( !\KEY[0]~input_o  ) ) ) # ( !\vga_inst|Add1~17_sumout  & ( \vga_inst|Add1~5_sumout  & ( !\KEY[0]~input_o  ) ) ) # ( \vga_inst|Add1~17_sumout  & ( 
// !\vga_inst|Add1~5_sumout  & ( (!\KEY[0]~input_o ) # ((!\vga_inst|Add1~9_sumout  & (\vga_inst|Equal1~0_combout  & !\vga_inst|Add1~13_sumout ))) ) ) ) # ( !\vga_inst|Add1~17_sumout  & ( !\vga_inst|Add1~5_sumout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\vga_inst|Add1~9_sumout ),
	.datab(!\vga_inst|Equal1~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\vga_inst|Add1~13_sumout ),
	.datae(!\vga_inst|Add1~17_sumout ),
	.dataf(!\vga_inst|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|y[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|y[8]~0 .extended_lut = "off";
defparam \vga_inst|y[8]~0 .lut_mask = 64'hF0F0F2F0F0F0F0F0;
defparam \vga_inst|y[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N1
dffeas \vga_inst|y[0] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[8]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[0] .is_wysiwyg = "true";
defparam \vga_inst|y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N38
dffeas \vga_inst|y[1] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[8]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[1] .is_wysiwyg = "true";
defparam \vga_inst|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N51
cyclonev_lcell_comb \vga_inst|LessThan1~0 (
// Equation(s):
// \vga_inst|LessThan1~0_combout  = ( !\vga_inst|y [9] & ( (!\vga_inst|y [6] & (!\vga_inst|y [5] & (!\vga_inst|y [7] & !\vga_inst|y [8]))) ) )

	.dataa(!\vga_inst|y [6]),
	.datab(!\vga_inst|y [5]),
	.datac(!\vga_inst|y [7]),
	.datad(!\vga_inst|y [8]),
	.datae(!\vga_inst|y [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan1~0 .extended_lut = "off";
defparam \vga_inst|LessThan1~0 .lut_mask = 64'h8000000080000000;
defparam \vga_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N33
cyclonev_lcell_comb \vga_inst|LessThan1~1 (
// Equation(s):
// \vga_inst|LessThan1~1_combout  = ( \vga_inst|y [4] ) # ( !\vga_inst|y [4] & ( ((!\vga_inst|LessThan1~0_combout ) # ((\vga_inst|y [3]) # (\vga_inst|y [2]))) # (\vga_inst|y [1]) ) )

	.dataa(!\vga_inst|y [1]),
	.datab(!\vga_inst|LessThan1~0_combout ),
	.datac(!\vga_inst|y [2]),
	.datad(!\vga_inst|y [3]),
	.datae(!\vga_inst|y [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan1~1 .extended_lut = "off";
defparam \vga_inst|LessThan1~1 .lut_mask = 64'hDFFFFFFFDFFFFFFF;
defparam \vga_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N0
cyclonev_lcell_comb \vga_inst|Add3~1 (
// Equation(s):
// \vga_inst|Add3~1_sumout  = SUM(( \vga_inst|y [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add3~2  = CARRY(( \vga_inst|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~1_sumout ),
	.cout(\vga_inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~1 .extended_lut = "off";
defparam \vga_inst|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N3
cyclonev_lcell_comb \vga_inst|Add3~5 (
// Equation(s):
// \vga_inst|Add3~5_sumout  = SUM(( \vga_inst|y [1] ) + ( GND ) + ( \vga_inst|Add3~2  ))
// \vga_inst|Add3~6  = CARRY(( \vga_inst|y [1] ) + ( GND ) + ( \vga_inst|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~5_sumout ),
	.cout(\vga_inst|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~5 .extended_lut = "off";
defparam \vga_inst|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N6
cyclonev_lcell_comb \vga_inst|Add3~33 (
// Equation(s):
// \vga_inst|Add3~33_sumout  = SUM(( \vga_inst|y [2] ) + ( VCC ) + ( \vga_inst|Add3~6  ))
// \vga_inst|Add3~34  = CARRY(( \vga_inst|y [2] ) + ( VCC ) + ( \vga_inst|Add3~6  ))

	.dataa(gnd),
	.datab(!\vga_inst|y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~33_sumout ),
	.cout(\vga_inst|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~33 .extended_lut = "off";
defparam \vga_inst|Add3~33 .lut_mask = 64'h0000000000003333;
defparam \vga_inst|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N9
cyclonev_lcell_comb \vga_inst|Add3~37 (
// Equation(s):
// \vga_inst|Add3~37_sumout  = SUM(( \vga_inst|y [3] ) + ( VCC ) + ( \vga_inst|Add3~34  ))
// \vga_inst|Add3~38  = CARRY(( \vga_inst|y [3] ) + ( VCC ) + ( \vga_inst|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~37_sumout ),
	.cout(\vga_inst|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~37 .extended_lut = "off";
defparam \vga_inst|Add3~37 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N12
cyclonev_lcell_comb \vga_inst|Add3~29 (
// Equation(s):
// \vga_inst|Add3~29_sumout  = SUM(( \vga_inst|y [4] ) + ( VCC ) + ( \vga_inst|Add3~38  ))
// \vga_inst|Add3~30  = CARRY(( \vga_inst|y [4] ) + ( VCC ) + ( \vga_inst|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~29_sumout ),
	.cout(\vga_inst|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~29 .extended_lut = "off";
defparam \vga_inst|Add3~29 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N15
cyclonev_lcell_comb \vga_inst|Add3~25 (
// Equation(s):
// \vga_inst|Add3~25_sumout  = SUM(( \vga_inst|y [5] ) + ( GND ) + ( \vga_inst|Add3~30  ))
// \vga_inst|Add3~26  = CARRY(( \vga_inst|y [5] ) + ( GND ) + ( \vga_inst|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~25_sumout ),
	.cout(\vga_inst|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~25 .extended_lut = "off";
defparam \vga_inst|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N18
cyclonev_lcell_comb \vga_inst|Add3~17 (
// Equation(s):
// \vga_inst|Add3~17_sumout  = SUM(( \vga_inst|y [6] ) + ( VCC ) + ( \vga_inst|Add3~26  ))
// \vga_inst|Add3~18  = CARRY(( \vga_inst|y [6] ) + ( VCC ) + ( \vga_inst|Add3~26  ))

	.dataa(gnd),
	.datab(!\vga_inst|y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~17_sumout ),
	.cout(\vga_inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~17 .extended_lut = "off";
defparam \vga_inst|Add3~17 .lut_mask = 64'h0000000000003333;
defparam \vga_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N21
cyclonev_lcell_comb \vga_inst|Add3~21 (
// Equation(s):
// \vga_inst|Add3~21_sumout  = SUM(( \vga_inst|y [7] ) + ( VCC ) + ( \vga_inst|Add3~18  ))
// \vga_inst|Add3~22  = CARRY(( \vga_inst|y [7] ) + ( VCC ) + ( \vga_inst|Add3~18  ))

	.dataa(!\vga_inst|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~21_sumout ),
	.cout(\vga_inst|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~21 .extended_lut = "off";
defparam \vga_inst|Add3~21 .lut_mask = 64'h0000000000005555;
defparam \vga_inst|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N24
cyclonev_lcell_comb \vga_inst|Add3~13 (
// Equation(s):
// \vga_inst|Add3~13_sumout  = SUM(( \vga_inst|y [8] ) + ( VCC ) + ( \vga_inst|Add3~22  ))
// \vga_inst|Add3~14  = CARRY(( \vga_inst|y [8] ) + ( VCC ) + ( \vga_inst|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~13_sumout ),
	.cout(\vga_inst|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~13 .extended_lut = "off";
defparam \vga_inst|Add3~13 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N27
cyclonev_lcell_comb \vga_inst|Add3~9 (
// Equation(s):
// \vga_inst|Add3~9_sumout  = SUM(( \vga_inst|y [9] ) + ( VCC ) + ( \vga_inst|Add3~14  ))

	.dataa(!\vga_inst|y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~9 .extended_lut = "off";
defparam \vga_inst|Add3~9 .lut_mask = 64'h0000000000005555;
defparam \vga_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N30
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \vga_inst|Add3~33_sumout  ) + ( \vga_inst|Add3~1_sumout  ) + ( !VCC ))
// \Add2~26  = CARRY(( \vga_inst|Add3~33_sumout  ) + ( \vga_inst|Add3~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_inst|Add3~33_sumout ),
	.datac(!\vga_inst|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F000003333;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N33
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \vga_inst|Add3~37_sumout  ) + ( \vga_inst|Add3~5_sumout  ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( \vga_inst|Add3~37_sumout  ) + ( \vga_inst|Add3~5_sumout  ) + ( \Add2~26  ))

	.dataa(!\vga_inst|Add3~5_sumout ),
	.datab(gnd),
	.datac(!\vga_inst|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N36
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \vga_inst|Add3~29_sumout  ) + ( \vga_inst|Add3~33_sumout  ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( \vga_inst|Add3~29_sumout  ) + ( \vga_inst|Add3~33_sumout  ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(!\vga_inst|Add3~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|Add3~33_sumout ),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FF0000003333;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N39
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \vga_inst|Add3~37_sumout  ) + ( \vga_inst|Add3~25_sumout  ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( \vga_inst|Add3~37_sumout  ) + ( \vga_inst|Add3~25_sumout  ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|Add3~25_sumout ),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N42
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \vga_inst|Add3~17_sumout  ) + ( \vga_inst|Add3~29_sumout  ) + ( \Add2~38  ))
// \Add2~18  = CARRY(( \vga_inst|Add3~17_sumout  ) + ( \vga_inst|Add3~29_sumout  ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(!\vga_inst|Add3~29_sumout ),
	.datac(!\vga_inst|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N45
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \vga_inst|Add3~21_sumout  ) + ( \vga_inst|Add3~25_sumout  ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( \vga_inst|Add3~21_sumout  ) + ( \vga_inst|Add3~25_sumout  ) + ( \Add2~18  ))

	.dataa(!\vga_inst|Add3~21_sumout ),
	.datab(gnd),
	.datac(!\vga_inst|Add3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N48
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \vga_inst|Add3~17_sumout  ) + ( \vga_inst|Add3~13_sumout  ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( \vga_inst|Add3~17_sumout  ) + ( \vga_inst|Add3~13_sumout  ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N51
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \vga_inst|Add3~21_sumout  ) + ( \vga_inst|Add3~9_sumout  ) + ( \Add2~10  ))
// \Add2~22  = CARRY(( \vga_inst|Add3~21_sumout  ) + ( \vga_inst|Add3~9_sumout  ) + ( \Add2~10  ))

	.dataa(!\vga_inst|Add3~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|Add3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N54
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( GND ) + ( \vga_inst|Add3~13_sumout  ) + ( \Add2~22  ))
// \Add2~6  = CARRY(( GND ) + ( \vga_inst|Add3~13_sumout  ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000F0F000000000;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N57
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( GND ) + ( \vga_inst|Add3~9_sumout  ) + ( \Add2~6  ))

	.dataa(!\vga_inst|Add3~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000AAAA00000000;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N30
cyclonev_lcell_comb \vga_inst|Add2~26 (
// Equation(s):
// \vga_inst|Add2~26_cout  = CARRY(( \vga_inst|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_inst|Add2~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~26 .extended_lut = "off";
defparam \vga_inst|Add2~26 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add2~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N33
cyclonev_lcell_comb \vga_inst|Add2~1 (
// Equation(s):
// \vga_inst|Add2~1_sumout  = SUM(( \vga_inst|x [1] ) + ( VCC ) + ( \vga_inst|Add2~26_cout  ))
// \vga_inst|Add2~2  = CARRY(( \vga_inst|x [1] ) + ( VCC ) + ( \vga_inst|Add2~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~1_sumout ),
	.cout(\vga_inst|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~1 .extended_lut = "off";
defparam \vga_inst|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N36
cyclonev_lcell_comb \vga_inst|Add2~5 (
// Equation(s):
// \vga_inst|Add2~5_sumout  = SUM(( \vga_inst|x [2] ) + ( GND ) + ( \vga_inst|Add2~2  ))
// \vga_inst|Add2~6  = CARRY(( \vga_inst|x [2] ) + ( GND ) + ( \vga_inst|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~5_sumout ),
	.cout(\vga_inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~5 .extended_lut = "off";
defparam \vga_inst|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N39
cyclonev_lcell_comb \vga_inst|Add2~9 (
// Equation(s):
// \vga_inst|Add2~9_sumout  = SUM(( \vga_inst|x [3] ) + ( GND ) + ( \vga_inst|Add2~6  ))
// \vga_inst|Add2~10  = CARRY(( \vga_inst|x [3] ) + ( GND ) + ( \vga_inst|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~9_sumout ),
	.cout(\vga_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~9 .extended_lut = "off";
defparam \vga_inst|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N42
cyclonev_lcell_comb \vga_inst|Add2~13 (
// Equation(s):
// \vga_inst|Add2~13_sumout  = SUM(( \vga_inst|x [4] ) + ( VCC ) + ( \vga_inst|Add2~10  ))
// \vga_inst|Add2~14  = CARRY(( \vga_inst|x [4] ) + ( VCC ) + ( \vga_inst|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~13_sumout ),
	.cout(\vga_inst|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~13 .extended_lut = "off";
defparam \vga_inst|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N45
cyclonev_lcell_comb \vga_inst|Add2~17 (
// Equation(s):
// \vga_inst|Add2~17_sumout  = SUM(( \vga_inst|x [5] ) + ( VCC ) + ( \vga_inst|Add2~14  ))
// \vga_inst|Add2~18  = CARRY(( \vga_inst|x [5] ) + ( VCC ) + ( \vga_inst|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~17_sumout ),
	.cout(\vga_inst|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~17 .extended_lut = "off";
defparam \vga_inst|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N48
cyclonev_lcell_comb \vga_inst|Add2~21 (
// Equation(s):
// \vga_inst|Add2~21_sumout  = SUM(( \vga_inst|x [6] ) + ( VCC ) + ( \vga_inst|Add2~18  ))
// \vga_inst|Add2~22  = CARRY(( \vga_inst|x [6] ) + ( VCC ) + ( \vga_inst|Add2~18  ))

	.dataa(gnd),
	.datab(!\vga_inst|x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~21_sumout ),
	.cout(\vga_inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~21 .extended_lut = "off";
defparam \vga_inst|Add2~21 .lut_mask = 64'h0000000000003333;
defparam \vga_inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N51
cyclonev_lcell_comb \vga_inst|Add2~29 (
// Equation(s):
// \vga_inst|Add2~29_sumout  = SUM(( \vga_inst|x [7] ) + ( GND ) + ( \vga_inst|Add2~22  ))
// \vga_inst|Add2~30  = CARRY(( \vga_inst|x [7] ) + ( GND ) + ( \vga_inst|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~29_sumout ),
	.cout(\vga_inst|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~29 .extended_lut = "off";
defparam \vga_inst|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N54
cyclonev_lcell_comb \vga_inst|Add2~33 (
// Equation(s):
// \vga_inst|Add2~33_sumout  = SUM(( \vga_inst|x [8] ) + ( VCC ) + ( \vga_inst|Add2~30  ))
// \vga_inst|Add2~34  = CARRY(( \vga_inst|x [8] ) + ( VCC ) + ( \vga_inst|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~33_sumout ),
	.cout(\vga_inst|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~33 .extended_lut = "off";
defparam \vga_inst|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N57
cyclonev_lcell_comb \vga_inst|Add2~37 (
// Equation(s):
// \vga_inst|Add2~37_sumout  = SUM(( \vga_inst|x [9] ) + ( VCC ) + ( \vga_inst|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~37 .extended_lut = "off";
defparam \vga_inst|Add2~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N0
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \vga_inst|Add3~1_sumout  ) + ( \vga_inst|Add2~29_sumout  ) + ( !VCC ))
// \Add3~26  = CARRY(( \vga_inst|Add3~1_sumout  ) + ( \vga_inst|Add2~29_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add2~29_sumout ),
	.datad(!\vga_inst|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N3
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \vga_inst|Add3~5_sumout  ) + ( \vga_inst|Add2~33_sumout  ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( \vga_inst|Add3~5_sumout  ) + ( \vga_inst|Add2~33_sumout  ) + ( \Add3~26  ))

	.dataa(!\vga_inst|Add2~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N6
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \vga_inst|Add2~37_sumout  ) + ( \Add2~25_sumout  ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( \vga_inst|Add2~37_sumout  ) + ( \Add2~25_sumout  ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N9
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( GND ) + ( \Add2~29_sumout  ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( GND ) + ( \Add2~29_sumout  ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F000000000;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N12
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( GND ) + ( \Add2~33_sumout  ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( GND ) + ( \Add2~33_sumout  ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(!\Add2~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000CCCC00000000;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N15
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( GND ) + ( \Add2~37_sumout  ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( GND ) + ( \Add2~37_sumout  ) + ( \Add3~42  ))

	.dataa(!\Add2~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000AAAA00000000;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N18
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( GND ) + ( \Add2~17_sumout  ) + ( \Add3~46  ))
// \Add3~18  = CARRY(( GND ) + ( \Add2~17_sumout  ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(!\Add2~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000CCCC00000000;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N21
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( GND ) + ( \Add2~13_sumout  ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( GND ) + ( \Add2~13_sumout  ) + ( \Add3~18  ))

	.dataa(!\Add2~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000AAAA00000000;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N24
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( GND ) + ( \Add2~9_sumout  ) + ( \Add3~14  ))
// \Add3~10  = CARRY(( GND ) + ( \Add2~9_sumout  ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F000000000;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N27
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( GND ) + ( \Add2~21_sumout  ) + ( \Add3~10  ))
// \Add3~22  = CARRY(( GND ) + ( \Add2~21_sumout  ) + ( \Add3~10  ))

	.dataa(!\Add2~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000AAAA00000000;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N30
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( GND ) + ( \Add2~5_sumout  ) + ( \Add3~22  ))
// \Add3~6  = CARRY(( GND ) + ( \Add2~5_sumout  ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(!\Add2~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000CCCC00000000;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N33
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( GND ) + ( \Add2~1_sumout  ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F000000000;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|address_reg_b[5]~feeder (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|address_reg_b[5]~feeder_combout  = ( \Add3~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|address_reg_b[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[5]~feeder .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N40
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(\buffer|memoria_rtl_0|auto_generated|address_reg_b[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|address_reg_b[4]~feeder (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|address_reg_b[4]~feeder_combout  = ( \Add3~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|address_reg_b[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[4]~feeder .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N37
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(\buffer|memoria_rtl_0|auto_generated|address_reg_b[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \GPIO_0[9]~inputCLKENA0 (
	.inclk(\GPIO_0[9]~input_o ),
	.ena(vcc),
	.outclk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \GPIO_0[9]~inputCLKENA0 .clock_type = "global clock";
defparam \GPIO_0[9]~inputCLKENA0 .disable_mode = "low";
defparam \GPIO_0[9]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \GPIO_0[9]~inputCLKENA0 .ena_register_power_up = "high";
defparam \GPIO_0[9]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N54
cyclonev_lcell_comb \camera|state~11 (
// Equation(s):
// \camera|state~11_combout  = (\KEY[0]~input_o  & \GPIO_0[11]~input_o )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\GPIO_0[11]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|state~11 .extended_lut = "off";
defparam \camera|state~11 .lut_mask = 64'h1111111111111111;
defparam \camera|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N56
dffeas \camera|state.WAIT_VSYNC_DOWN (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|state.WAIT_VSYNC_DOWN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|state.WAIT_VSYNC_DOWN .is_wysiwyg = "true";
defparam \camera|state.WAIT_VSYNC_DOWN .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N18
cyclonev_lcell_comb \camera|state~10 (
// Equation(s):
// \camera|state~10_combout  = (!\KEY[0]~input_o ) # (!\camera|state.WAIT_VSYNC_DOWN~q  $ (!\GPIO_0[11]~input_o ))

	.dataa(!\camera|state.WAIT_VSYNC_DOWN~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\GPIO_0[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|state~10 .extended_lut = "off";
defparam \camera|state~10 .lut_mask = 64'hF5FAF5FAF5FAF5FA;
defparam \camera|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N23
dffeas \camera|state.000 (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\camera|state~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|state.000 .is_wysiwyg = "true";
defparam \camera|state.000 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N15
cyclonev_lcell_comb \camera|state~9 (
// Equation(s):
// \camera|state~9_combout  = ( \camera|state.WAIT_VSYNC_DOWN~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|state.WAIT_VSYNC_DOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|state~9 .extended_lut = "off";
defparam \camera|state~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \camera|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N17
dffeas \camera|state.COUNT (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|state~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|state.COUNT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|state.COUNT .is_wysiwyg = "true";
defparam \camera|state.COUNT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N39
cyclonev_lcell_comb \camera|bit~0 (
// Equation(s):
// \camera|bit~0_combout  = (\KEY[0]~input_o  & (\camera|state.COUNT~q  & !\camera|bit [0]))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\camera|state.COUNT~q ),
	.datac(gnd),
	.datad(!\camera|bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|bit~0 .extended_lut = "off";
defparam \camera|bit~0 .lut_mask = 64'h1100110011001100;
defparam \camera|bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N57
cyclonev_lcell_comb \camera|bit[1]~1 (
// Equation(s):
// \camera|bit[1]~1_combout  = ( \camera|state.COUNT~q  & ( (!\KEY[0]~input_o ) # (((!\GPIO_0[11]~input_o  & \camera|state.WAIT_VSYNC_DOWN~q )) # (\GPIO_0[10]~input_o )) ) ) # ( !\camera|state.COUNT~q  & ( (!\KEY[0]~input_o ) # ((!\GPIO_0[11]~input_o  & 
// \camera|state.WAIT_VSYNC_DOWN~q )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\GPIO_0[11]~input_o ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|state.WAIT_VSYNC_DOWN~q ),
	.datae(gnd),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|bit[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|bit[1]~1 .extended_lut = "off";
defparam \camera|bit[1]~1 .lut_mask = 64'hAAEEAAEEAFEFAFEF;
defparam \camera|bit[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N41
dffeas \camera|bit[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|bit[0] .is_wysiwyg = "true";
defparam \camera|bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N36
cyclonev_lcell_comb \camera|bit~2 (
// Equation(s):
// \camera|bit~2_combout  = ( \camera|bit [0] & ( (\KEY[0]~input_o  & (\camera|state.COUNT~q  & !\camera|bit [1])) ) ) # ( !\camera|bit [0] & ( (\KEY[0]~input_o  & (\camera|state.COUNT~q  & \camera|bit [1])) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\camera|state.COUNT~q ),
	.datac(gnd),
	.datad(!\camera|bit [1]),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|bit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|bit~2 .extended_lut = "off";
defparam \camera|bit~2 .lut_mask = 64'h0011001111001100;
defparam \camera|bit~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N38
dffeas \camera|bit[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|bit[1] .is_wysiwyg = "true";
defparam \camera|bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N12
cyclonev_lcell_comb \camera|Selector23~0 (
// Equation(s):
// \camera|Selector23~0_combout  = ( \camera|wren~q  & ( \camera|state.COUNT~q  & ( (!\camera|state.000~q ) # ((!\GPIO_0[10]~input_o ) # ((\camera|bit [1] & \camera|bit [0]))) ) ) ) # ( !\camera|wren~q  & ( \camera|state.COUNT~q  & ( (\GPIO_0[10]~input_o  & 
// (\camera|bit [1] & \camera|bit [0])) ) ) ) # ( \camera|wren~q  & ( !\camera|state.COUNT~q  & ( !\camera|state.000~q  ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|bit [1]),
	.datad(!\camera|bit [0]),
	.datae(!\camera|wren~q ),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector23~0 .extended_lut = "off";
defparam \camera|Selector23~0 .lut_mask = 64'h0000AAAA0003EEEF;
defparam \camera|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N14
dffeas \camera|wren (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|wren .is_wysiwyg = "true";
defparam \camera|wren .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N21
cyclonev_lcell_comb \camera|Equal1~0 (
// Equation(s):
// \camera|Equal1~0_combout  = ( !\camera|bit [0] & ( \camera|bit [1] ) )

	.dataa(!\camera|bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal1~0 .extended_lut = "off";
defparam \camera|Equal1~0 .lut_mask = 64'h5555555500000000;
defparam \camera|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N21
cyclonev_lcell_comb \camera|x~9 (
// Equation(s):
// \camera|x~9_combout  = ( \camera|x [3] & ( (!\GPIO_0[10]~input_o ) # ((!\camera|Equal1~0_combout  & \camera|Add2~29_sumout )) ) ) # ( !\camera|x [3] & ( (!\camera|Equal1~0_combout  & (\GPIO_0[10]~input_o  & \camera|Add2~29_sumout )) ) )

	.dataa(gnd),
	.datab(!\camera|Equal1~0_combout ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\camera|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~9 .extended_lut = "off";
defparam \camera|x~9 .lut_mask = 64'h000C000CF0FCF0FC;
defparam \camera|x~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N27
cyclonev_lcell_comb \camera|x~1 (
// Equation(s):
// \camera|x~1_combout  = ( \camera|bit [1] & ( (\GPIO_0[10]~input_o  & !\camera|bit [0]) ) )

	.dataa(gnd),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~1 .extended_lut = "off";
defparam \camera|x~1 .lut_mask = 64'h0000000030303030;
defparam \camera|x~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N6
cyclonev_lcell_comb \camera|Selector9~0 (
// Equation(s):
// \camera|Selector9~0_combout  = ( \camera|x [3] & ( \camera|x~1_combout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((\camera|x~9_combout ) # (\camera|Add3~37_sumout )))) ) ) ) # ( !\camera|x [3] & ( \camera|x~1_combout  & ( 
// (\camera|state.COUNT~q  & ((\camera|x~9_combout ) # (\camera|Add3~37_sumout ))) ) ) ) # ( \camera|x [3] & ( !\camera|x~1_combout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & \camera|x~9_combout )) ) ) ) # ( !\camera|x [3] & ( 
// !\camera|x~1_combout  & ( (\camera|state.COUNT~q  & \camera|x~9_combout ) ) ) )

	.dataa(!\camera|Add3~37_sumout ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|x~9_combout ),
	.datad(!\camera|state.000~q ),
	.datae(!\camera|x [3]),
	.dataf(!\camera|x~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector9~0 .extended_lut = "off";
defparam \camera|Selector9~0 .lut_mask = 64'h0303FF031313FF13;
defparam \camera|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N8
dffeas \camera|x[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[3] .is_wysiwyg = "true";
defparam \camera|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N0
cyclonev_lcell_comb \camera|Add2~9 (
// Equation(s):
// \camera|Add2~9_sumout  = SUM(( (!\camera|bit [1] & !\camera|bit [0]) ) + ( \camera|x [0] ) + ( !VCC ))
// \camera|Add2~10  = CARRY(( (!\camera|bit [1] & !\camera|bit [0]) ) + ( \camera|x [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\camera|bit [1]),
	.datac(!\camera|bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~9_sumout ),
	.cout(\camera|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~9 .extended_lut = "off";
defparam \camera|Add2~9 .lut_mask = 64'h0000FF000000C0C0;
defparam \camera|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N30
cyclonev_lcell_comb \camera|Add3~17 (
// Equation(s):
// \camera|Add3~17_sumout  = SUM(( \camera|Add2~9_sumout  ) + ( VCC ) + ( !VCC ))
// \camera|Add3~18  = CARRY(( \camera|Add2~9_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~17_sumout ),
	.cout(\camera|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~17 .extended_lut = "off";
defparam \camera|Add3~17 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N33
cyclonev_lcell_comb \camera|x~4 (
// Equation(s):
// \camera|x~4_combout  = ( \camera|Equal1~0_combout  & ( \camera|Add2~9_sumout  & ( (!\GPIO_0[10]~input_o  & \camera|x [0]) ) ) ) # ( !\camera|Equal1~0_combout  & ( \camera|Add2~9_sumout  & ( (\camera|x [0]) # (\GPIO_0[10]~input_o ) ) ) ) # ( 
// \camera|Equal1~0_combout  & ( !\camera|Add2~9_sumout  & ( (!\GPIO_0[10]~input_o  & \camera|x [0]) ) ) ) # ( !\camera|Equal1~0_combout  & ( !\camera|Add2~9_sumout  & ( (!\GPIO_0[10]~input_o  & \camera|x [0]) ) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(gnd),
	.datac(!\camera|x [0]),
	.datad(gnd),
	.datae(!\camera|Equal1~0_combout ),
	.dataf(!\camera|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~4 .extended_lut = "off";
defparam \camera|x~4 .lut_mask = 64'h0A0A0A0A5F5F0A0A;
defparam \camera|x~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N6
cyclonev_lcell_comb \camera|Selector12~0 (
// Equation(s):
// \camera|Selector12~0_combout  = ( \camera|x [0] & ( \camera|x~1_combout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((\camera|x~4_combout ) # (\camera|Add3~17_sumout )))) ) ) ) # ( !\camera|x [0] & ( \camera|x~1_combout  & ( 
// (\camera|state.COUNT~q  & ((\camera|x~4_combout ) # (\camera|Add3~17_sumout ))) ) ) ) # ( \camera|x [0] & ( !\camera|x~1_combout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & \camera|x~4_combout )) ) ) ) # ( !\camera|x [0] & ( 
// !\camera|x~1_combout  & ( (\camera|state.COUNT~q  & \camera|x~4_combout ) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Add3~17_sumout ),
	.datad(!\camera|x~4_combout ),
	.datae(!\camera|x [0]),
	.dataf(!\camera|x~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector12~0 .extended_lut = "off";
defparam \camera|Selector12~0 .lut_mask = 64'h0033AABB0333ABBB;
defparam \camera|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N8
dffeas \camera|x[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[0] .is_wysiwyg = "true";
defparam \camera|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N3
cyclonev_lcell_comb \camera|Add2~13 (
// Equation(s):
// \camera|Add2~13_sumout  = SUM(( \camera|x [1] ) + ( GND ) + ( \camera|Add2~10  ))
// \camera|Add2~14  = CARRY(( \camera|x [1] ) + ( GND ) + ( \camera|Add2~10  ))

	.dataa(!\camera|x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~13_sumout ),
	.cout(\camera|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~13 .extended_lut = "off";
defparam \camera|Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N42
cyclonev_lcell_comb \camera|x~5 (
// Equation(s):
// \camera|x~5_combout  = ( \camera|x [1] & ( (!\GPIO_0[10]~input_o ) # ((!\camera|Equal1~0_combout  & \camera|Add2~13_sumout )) ) ) # ( !\camera|x [1] & ( (!\camera|Equal1~0_combout  & (\GPIO_0[10]~input_o  & \camera|Add2~13_sumout )) ) )

	.dataa(!\camera|Equal1~0_combout ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~5 .extended_lut = "off";
defparam \camera|x~5 .lut_mask = 64'h02020202CECECECE;
defparam \camera|x~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N33
cyclonev_lcell_comb \camera|Add3~21 (
// Equation(s):
// \camera|Add3~21_sumout  = SUM(( \camera|Add2~13_sumout  ) + ( GND ) + ( \camera|Add3~18  ))
// \camera|Add3~22  = CARRY(( \camera|Add2~13_sumout  ) + ( GND ) + ( \camera|Add3~18  ))

	.dataa(!\camera|Add2~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~21_sumout ),
	.cout(\camera|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~21 .extended_lut = "off";
defparam \camera|Add3~21 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N30
cyclonev_lcell_comb \camera|Selector11~0 (
// Equation(s):
// \camera|Selector11~0_combout  = ( \camera|x [1] & ( \camera|Add3~21_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((\camera|x~5_combout ) # (\camera|x~1_combout )))) ) ) ) # ( !\camera|x [1] & ( \camera|Add3~21_sumout  & ( 
// (\camera|state.COUNT~q  & ((\camera|x~5_combout ) # (\camera|x~1_combout ))) ) ) ) # ( \camera|x [1] & ( !\camera|Add3~21_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & \camera|x~5_combout )) ) ) ) # ( !\camera|x [1] & ( 
// !\camera|Add3~21_sumout  & ( (\camera|state.COUNT~q  & \camera|x~5_combout ) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|x~1_combout ),
	.datad(!\camera|x~5_combout ),
	.datae(!\camera|x [1]),
	.dataf(!\camera|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector11~0 .extended_lut = "off";
defparam \camera|Selector11~0 .lut_mask = 64'h0033AABB0333ABBB;
defparam \camera|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N32
dffeas \camera|x[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[1] .is_wysiwyg = "true";
defparam \camera|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N6
cyclonev_lcell_comb \camera|Add2~25 (
// Equation(s):
// \camera|Add2~25_sumout  = SUM(( \camera|x [2] ) + ( GND ) + ( \camera|Add2~14  ))
// \camera|Add2~26  = CARRY(( \camera|x [2] ) + ( GND ) + ( \camera|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~25_sumout ),
	.cout(\camera|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~25 .extended_lut = "off";
defparam \camera|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N45
cyclonev_lcell_comb \camera|x~8 (
// Equation(s):
// \camera|x~8_combout  = ( \camera|x [2] & ( (!\GPIO_0[10]~input_o ) # ((!\camera|Equal1~0_combout  & \camera|Add2~25_sumout )) ) ) # ( !\camera|x [2] & ( (\GPIO_0[10]~input_o  & (!\camera|Equal1~0_combout  & \camera|Add2~25_sumout )) ) )

	.dataa(gnd),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|Equal1~0_combout ),
	.datad(!\camera|Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\camera|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~8 .extended_lut = "off";
defparam \camera|x~8 .lut_mask = 64'h00300030CCFCCCFC;
defparam \camera|x~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N36
cyclonev_lcell_comb \camera|Add3~33 (
// Equation(s):
// \camera|Add3~33_sumout  = SUM(( \camera|Add2~25_sumout  ) + ( GND ) + ( \camera|Add3~22  ))
// \camera|Add3~34  = CARRY(( \camera|Add2~25_sumout  ) + ( GND ) + ( \camera|Add3~22  ))

	.dataa(gnd),
	.datab(!\camera|Add2~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~33_sumout ),
	.cout(\camera|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~33 .extended_lut = "off";
defparam \camera|Add3~33 .lut_mask = 64'h0000FFFF00003333;
defparam \camera|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N0
cyclonev_lcell_comb \camera|Selector10~0 (
// Equation(s):
// \camera|Selector10~0_combout  = ( \camera|x [2] & ( \camera|state.COUNT~q  & ( (!\camera|state.000~q ) # (((\camera|x~1_combout  & \camera|Add3~33_sumout )) # (\camera|x~8_combout )) ) ) ) # ( !\camera|x [2] & ( \camera|state.COUNT~q  & ( 
// ((\camera|x~1_combout  & \camera|Add3~33_sumout )) # (\camera|x~8_combout ) ) ) ) # ( \camera|x [2] & ( !\camera|state.COUNT~q  & ( !\camera|state.000~q  ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|x~8_combout ),
	.datac(!\camera|x~1_combout ),
	.datad(!\camera|Add3~33_sumout ),
	.datae(!\camera|x [2]),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector10~0 .extended_lut = "off";
defparam \camera|Selector10~0 .lut_mask = 64'h0000AAAA333FBBBF;
defparam \camera|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N2
dffeas \camera|x[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[2] .is_wysiwyg = "true";
defparam \camera|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N9
cyclonev_lcell_comb \camera|Add2~29 (
// Equation(s):
// \camera|Add2~29_sumout  = SUM(( \camera|x [3] ) + ( GND ) + ( \camera|Add2~26  ))
// \camera|Add2~30  = CARRY(( \camera|x [3] ) + ( GND ) + ( \camera|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~29_sumout ),
	.cout(\camera|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~29 .extended_lut = "off";
defparam \camera|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N39
cyclonev_lcell_comb \camera|Add3~37 (
// Equation(s):
// \camera|Add3~37_sumout  = SUM(( \camera|Add2~29_sumout  ) + ( GND ) + ( \camera|Add3~34  ))
// \camera|Add3~38  = CARRY(( \camera|Add2~29_sumout  ) + ( GND ) + ( \camera|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~37_sumout ),
	.cout(\camera|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~37 .extended_lut = "off";
defparam \camera|Add3~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N24
cyclonev_lcell_comb \camera|Equal3~3 (
// Equation(s):
// \camera|Equal3~3_combout  = ( !\camera|x~9_combout  & ( (!\camera|x~8_combout  & ((!\camera|x~1_combout ) # ((!\camera|Add3~37_sumout  & !\camera|Add3~33_sumout )))) ) )

	.dataa(!\camera|Add3~37_sumout ),
	.datab(!\camera|Add3~33_sumout ),
	.datac(!\camera|x~1_combout ),
	.datad(!\camera|x~8_combout ),
	.datae(!\camera|x~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal3~3 .extended_lut = "off";
defparam \camera|Equal3~3 .lut_mask = 64'hF8000000F8000000;
defparam \camera|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N42
cyclonev_lcell_comb \camera|Add3~9 (
// Equation(s):
// \camera|Add3~9_sumout  = SUM(( \camera|Add2~17_sumout  ) + ( GND ) + ( \camera|Add3~38  ))
// \camera|Add3~10  = CARRY(( \camera|Add2~17_sumout  ) + ( GND ) + ( \camera|Add3~38  ))

	.dataa(gnd),
	.datab(!\camera|Add2~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~9_sumout ),
	.cout(\camera|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~9 .extended_lut = "off";
defparam \camera|Add3~9 .lut_mask = 64'h0000FFFF00003333;
defparam \camera|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N24
cyclonev_lcell_comb \camera|x~6 (
// Equation(s):
// \camera|x~6_combout  = ( \camera|Equal1~0_combout  & ( (\camera|x [4] & !\GPIO_0[10]~input_o ) ) ) # ( !\camera|Equal1~0_combout  & ( (!\GPIO_0[10]~input_o  & ((\camera|x [4]))) # (\GPIO_0[10]~input_o  & (\camera|Add2~17_sumout )) ) )

	.dataa(!\camera|Add2~17_sumout ),
	.datab(!\camera|x [4]),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(gnd),
	.datae(!\camera|Equal1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~6 .extended_lut = "off";
defparam \camera|x~6 .lut_mask = 64'h3535303035353030;
defparam \camera|x~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N12
cyclonev_lcell_comb \camera|Selector8~0 (
// Equation(s):
// \camera|Selector8~0_combout  = ( \camera|x [4] & ( \camera|x~6_combout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|x [4] & ( \camera|x~6_combout  & ( \camera|state.COUNT~q  ) ) ) # ( \camera|x [4] & ( !\camera|x~6_combout  & 
// ( (!\camera|state.000~q ) # ((\camera|x~1_combout  & (\camera|state.COUNT~q  & \camera|Add3~9_sumout ))) ) ) ) # ( !\camera|x [4] & ( !\camera|x~6_combout  & ( (\camera|x~1_combout  & (\camera|state.COUNT~q  & \camera|Add3~9_sumout )) ) ) )

	.dataa(!\camera|x~1_combout ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|state.000~q ),
	.datad(!\camera|Add3~9_sumout ),
	.datae(!\camera|x [4]),
	.dataf(!\camera|x~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector8~0 .extended_lut = "off";
defparam \camera|Selector8~0 .lut_mask = 64'h0011F0F13333F3F3;
defparam \camera|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N14
dffeas \camera|x[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[4] .is_wysiwyg = "true";
defparam \camera|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \camera|Add2~17 (
// Equation(s):
// \camera|Add2~17_sumout  = SUM(( \camera|x [4] ) + ( GND ) + ( \camera|Add2~30  ))
// \camera|Add2~18  = CARRY(( \camera|x [4] ) + ( GND ) + ( \camera|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~17_sumout ),
	.cout(\camera|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~17 .extended_lut = "off";
defparam \camera|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N45
cyclonev_lcell_comb \camera|Add3~13 (
// Equation(s):
// \camera|Add3~13_sumout  = SUM(( \camera|Add2~21_sumout  ) + ( GND ) + ( \camera|Add3~10  ))
// \camera|Add3~14  = CARRY(( \camera|Add2~21_sumout  ) + ( GND ) + ( \camera|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~13_sumout ),
	.cout(\camera|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~13 .extended_lut = "off";
defparam \camera|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N42
cyclonev_lcell_comb \camera|x~7 (
// Equation(s):
// \camera|x~7_combout  = ( \camera|Equal1~0_combout  & ( \camera|Add2~21_sumout  & ( (!\GPIO_0[10]~input_o  & \camera|x [5]) ) ) ) # ( !\camera|Equal1~0_combout  & ( \camera|Add2~21_sumout  & ( (\camera|x [5]) # (\GPIO_0[10]~input_o ) ) ) ) # ( 
// \camera|Equal1~0_combout  & ( !\camera|Add2~21_sumout  & ( (!\GPIO_0[10]~input_o  & \camera|x [5]) ) ) ) # ( !\camera|Equal1~0_combout  & ( !\camera|Add2~21_sumout  & ( (!\GPIO_0[10]~input_o  & \camera|x [5]) ) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(gnd),
	.datac(!\camera|x [5]),
	.datad(gnd),
	.datae(!\camera|Equal1~0_combout ),
	.dataf(!\camera|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~7 .extended_lut = "off";
defparam \camera|x~7 .lut_mask = 64'h0A0A0A0A5F5F0A0A;
defparam \camera|x~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N54
cyclonev_lcell_comb \camera|Selector7~0 (
// Equation(s):
// \camera|Selector7~0_combout  = ( \camera|x [5] & ( \camera|x~1_combout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((\camera|x~7_combout ) # (\camera|Add3~13_sumout )))) ) ) ) # ( !\camera|x [5] & ( \camera|x~1_combout  & ( 
// (\camera|state.COUNT~q  & ((\camera|x~7_combout ) # (\camera|Add3~13_sumout ))) ) ) ) # ( \camera|x [5] & ( !\camera|x~1_combout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & \camera|x~7_combout )) ) ) ) # ( !\camera|x [5] & ( 
// !\camera|x~1_combout  & ( (\camera|state.COUNT~q  & \camera|x~7_combout ) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Add3~13_sumout ),
	.datad(!\camera|x~7_combout ),
	.datae(!\camera|x [5]),
	.dataf(!\camera|x~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector7~0 .extended_lut = "off";
defparam \camera|Selector7~0 .lut_mask = 64'h0033AABB0333ABBB;
defparam \camera|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N56
dffeas \camera|x[5] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[5] .is_wysiwyg = "true";
defparam \camera|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N15
cyclonev_lcell_comb \camera|Add2~21 (
// Equation(s):
// \camera|Add2~21_sumout  = SUM(( \camera|x [5] ) + ( GND ) + ( \camera|Add2~18  ))
// \camera|Add2~22  = CARRY(( \camera|x [5] ) + ( GND ) + ( \camera|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~21_sumout ),
	.cout(\camera|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~21 .extended_lut = "off";
defparam \camera|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N48
cyclonev_lcell_comb \camera|Add3~29 (
// Equation(s):
// \camera|Add3~29_sumout  = SUM(( \camera|Add2~37_sumout  ) + ( GND ) + ( \camera|Add3~14  ))
// \camera|Add3~30  = CARRY(( \camera|Add2~37_sumout  ) + ( GND ) + ( \camera|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~29_sumout ),
	.cout(\camera|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~29 .extended_lut = "off";
defparam \camera|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N6
cyclonev_lcell_comb \camera|Selector6~0 (
// Equation(s):
// \camera|Selector6~0_combout  = ( \camera|x [6] & ( \camera|Add3~29_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((\camera|x~11_combout ) # (\camera|x~1_combout )))) ) ) ) # ( !\camera|x [6] & ( \camera|Add3~29_sumout  & ( 
// (\camera|state.COUNT~q  & ((\camera|x~11_combout ) # (\camera|x~1_combout ))) ) ) ) # ( \camera|x [6] & ( !\camera|Add3~29_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & \camera|x~11_combout )) ) ) ) # ( !\camera|x [6] & ( 
// !\camera|Add3~29_sumout  & ( (\camera|state.COUNT~q  & \camera|x~11_combout ) ) ) )

	.dataa(!\camera|x~1_combout ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|state.000~q ),
	.datad(!\camera|x~11_combout ),
	.datae(!\camera|x [6]),
	.dataf(!\camera|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector6~0 .extended_lut = "off";
defparam \camera|Selector6~0 .lut_mask = 64'h0033F0F31133F1F3;
defparam \camera|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N8
dffeas \camera|x[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[6] .is_wysiwyg = "true";
defparam \camera|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N18
cyclonev_lcell_comb \camera|Add2~37 (
// Equation(s):
// \camera|Add2~37_sumout  = SUM(( \camera|x [6] ) + ( GND ) + ( \camera|Add2~22  ))
// \camera|Add2~38  = CARRY(( \camera|x [6] ) + ( GND ) + ( \camera|Add2~22  ))

	.dataa(gnd),
	.datab(!\camera|x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~37_sumout ),
	.cout(\camera|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~37 .extended_lut = "off";
defparam \camera|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \camera|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N24
cyclonev_lcell_comb \camera|x~11 (
// Equation(s):
// \camera|x~11_combout  = ( \camera|x [6] & ( (!\GPIO_0[10]~input_o ) # ((!\camera|Equal1~0_combout  & \camera|Add2~37_sumout )) ) ) # ( !\camera|x [6] & ( (!\camera|Equal1~0_combout  & (\GPIO_0[10]~input_o  & \camera|Add2~37_sumout )) ) )

	.dataa(!\camera|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|Add2~37_sumout ),
	.datae(gnd),
	.dataf(!\camera|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~11 .extended_lut = "off";
defparam \camera|x~11 .lut_mask = 64'h000A000AF0FAF0FA;
defparam \camera|x~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N51
cyclonev_lcell_comb \camera|Add3~25 (
// Equation(s):
// \camera|Add3~25_sumout  = SUM(( \camera|Add2~33_sumout  ) + ( GND ) + ( \camera|Add3~30  ))
// \camera|Add3~26  = CARRY(( \camera|Add2~33_sumout  ) + ( GND ) + ( \camera|Add3~30  ))

	.dataa(!\camera|Add2~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~25_sumout ),
	.cout(\camera|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~25 .extended_lut = "off";
defparam \camera|Add3~25 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N54
cyclonev_lcell_comb \camera|Equal3~4 (
// Equation(s):
// \camera|Equal3~4_combout  = ( \camera|x~10_combout  & ( \camera|Add3~29_sumout  & ( (\camera|Equal3~3_combout  & (!\camera|x~11_combout  & !\camera|x~1_combout )) ) ) ) # ( \camera|x~10_combout  & ( !\camera|Add3~29_sumout  & ( (\camera|Equal3~3_combout  
// & !\camera|x~11_combout ) ) ) ) # ( !\camera|x~10_combout  & ( !\camera|Add3~29_sumout  & ( (\camera|Equal3~3_combout  & (!\camera|x~11_combout  & (\camera|Add3~25_sumout  & \camera|x~1_combout ))) ) ) )

	.dataa(!\camera|Equal3~3_combout ),
	.datab(!\camera|x~11_combout ),
	.datac(!\camera|Add3~25_sumout ),
	.datad(!\camera|x~1_combout ),
	.datae(!\camera|x~10_combout ),
	.dataf(!\camera|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal3~4 .extended_lut = "off";
defparam \camera|Equal3~4 .lut_mask = 64'h0004444400004400;
defparam \camera|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N48
cyclonev_lcell_comb \camera|Equal3~1 (
// Equation(s):
// \camera|Equal3~1_combout  = ( \camera|Add3~17_sumout  & ( !\camera|x~4_combout  & ( (!\camera|x~5_combout  & !\camera|x~1_combout ) ) ) ) # ( !\camera|Add3~17_sumout  & ( !\camera|x~4_combout  & ( (!\camera|x~5_combout  & ((!\camera|Add3~21_sumout ) # 
// (!\camera|x~1_combout ))) ) ) )

	.dataa(!\camera|Add3~21_sumout ),
	.datab(!\camera|x~5_combout ),
	.datac(!\camera|x~1_combout ),
	.datad(gnd),
	.datae(!\camera|Add3~17_sumout ),
	.dataf(!\camera|x~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal3~1 .extended_lut = "off";
defparam \camera|Equal3~1 .lut_mask = 64'hC8C8C0C000000000;
defparam \camera|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N18
cyclonev_lcell_comb \camera|Equal3~2 (
// Equation(s):
// \camera|Equal3~2_combout  = ( \camera|x~1_combout  & ( !\camera|x~6_combout  & ( (\camera|Equal3~1_combout  & (!\camera|x~7_combout  & (!\camera|Add3~9_sumout  & !\camera|Add3~13_sumout ))) ) ) ) # ( !\camera|x~1_combout  & ( !\camera|x~6_combout  & ( 
// (\camera|Equal3~1_combout  & !\camera|x~7_combout ) ) ) )

	.dataa(!\camera|Equal3~1_combout ),
	.datab(!\camera|x~7_combout ),
	.datac(!\camera|Add3~9_sumout ),
	.datad(!\camera|Add3~13_sumout ),
	.datae(!\camera|x~1_combout ),
	.dataf(!\camera|x~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal3~2 .extended_lut = "off";
defparam \camera|Equal3~2 .lut_mask = 64'h4444400000000000;
defparam \camera|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N51
cyclonev_lcell_comb \camera|x~2 (
// Equation(s):
// \camera|x~2_combout  = ( !\camera|Equal1~0_combout  & ( \GPIO_0[10]~input_o  & ( \camera|Add2~5_sumout  ) ) ) # ( \camera|Equal1~0_combout  & ( !\GPIO_0[10]~input_o  & ( \camera|x [8] ) ) ) # ( !\camera|Equal1~0_combout  & ( !\GPIO_0[10]~input_o  & ( 
// \camera|x [8] ) ) )

	.dataa(!\camera|x [8]),
	.datab(gnd),
	.datac(!\camera|Add2~5_sumout ),
	.datad(gnd),
	.datae(!\camera|Equal1~0_combout ),
	.dataf(!\GPIO_0[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~2 .extended_lut = "off";
defparam \camera|x~2 .lut_mask = 64'h555555550F0F0000;
defparam \camera|x~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N0
cyclonev_lcell_comb \camera|Selector4~0 (
// Equation(s):
// \camera|Selector4~0_combout  = ( \camera|x [8] & ( \camera|x~2_combout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|x [8] & ( \camera|x~2_combout  & ( \camera|state.COUNT~q  ) ) ) # ( \camera|x [8] & ( !\camera|x~2_combout  & 
// ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & (\camera|x~1_combout  & \camera|Add3~5_sumout ))) ) ) ) # ( !\camera|x [8] & ( !\camera|x~2_combout  & ( (\camera|state.COUNT~q  & (\camera|x~1_combout  & \camera|Add3~5_sumout )) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|x~1_combout ),
	.datad(!\camera|Add3~5_sumout ),
	.datae(!\camera|x [8]),
	.dataf(!\camera|x~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector4~0 .extended_lut = "off";
defparam \camera|Selector4~0 .lut_mask = 64'h0003AAAB3333BBBB;
defparam \camera|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N2
dffeas \camera|x[8] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[8] .is_wysiwyg = "true";
defparam \camera|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N21
cyclonev_lcell_comb \camera|Add2~33 (
// Equation(s):
// \camera|Add2~33_sumout  = SUM(( \camera|x [7] ) + ( GND ) + ( \camera|Add2~38  ))
// \camera|Add2~34  = CARRY(( \camera|x [7] ) + ( GND ) + ( \camera|Add2~38  ))

	.dataa(!\camera|x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~33_sumout ),
	.cout(\camera|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~33 .extended_lut = "off";
defparam \camera|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \camera|Add2~5 (
// Equation(s):
// \camera|Add2~5_sumout  = SUM(( \camera|x [8] ) + ( GND ) + ( \camera|Add2~34  ))
// \camera|Add2~6  = CARRY(( \camera|x [8] ) + ( GND ) + ( \camera|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~5_sumout ),
	.cout(\camera|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~5 .extended_lut = "off";
defparam \camera|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N54
cyclonev_lcell_comb \camera|Add3~5 (
// Equation(s):
// \camera|Add3~5_sumout  = SUM(( \camera|Add2~5_sumout  ) + ( GND ) + ( \camera|Add3~26  ))
// \camera|Add3~6  = CARRY(( \camera|Add2~5_sumout  ) + ( GND ) + ( \camera|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~5_sumout ),
	.cout(\camera|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~5 .extended_lut = "off";
defparam \camera|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N27
cyclonev_lcell_comb \camera|Add2~1 (
// Equation(s):
// \camera|Add2~1_sumout  = SUM(( \camera|x [9] ) + ( GND ) + ( \camera|Add2~6  ))

	.dataa(!\camera|x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~1 .extended_lut = "off";
defparam \camera|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N57
cyclonev_lcell_comb \camera|Add3~1 (
// Equation(s):
// \camera|Add3~1_sumout  = SUM(( \camera|Add2~1_sumout  ) + ( GND ) + ( \camera|Add3~6  ))

	.dataa(!\camera|Add2~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~1 .extended_lut = "off";
defparam \camera|Add3~1 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N27
cyclonev_lcell_comb \camera|x~0 (
// Equation(s):
// \camera|x~0_combout  = ( \GPIO_0[10]~input_o  & ( (!\camera|Equal1~0_combout  & ((\camera|Add2~1_sumout ))) # (\camera|Equal1~0_combout  & (\camera|Add3~1_sumout )) ) ) # ( !\GPIO_0[10]~input_o  & ( \camera|x [9] ) )

	.dataa(!\camera|Equal1~0_combout ),
	.datab(!\camera|Add3~1_sumout ),
	.datac(!\camera|x [9]),
	.datad(!\camera|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\GPIO_0[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~0 .extended_lut = "off";
defparam \camera|x~0 .lut_mask = 64'h0F0F0F0F11BB11BB;
defparam \camera|x~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N48
cyclonev_lcell_comb \camera|Selector3~0 (
// Equation(s):
// \camera|Selector3~0_combout  = ( \camera|x [9] & ( !\camera|state.000~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|state.000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector3~0 .extended_lut = "off";
defparam \camera|Selector3~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \camera|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N39
cyclonev_lcell_comb \camera|Selector3~1 (
// Equation(s):
// \camera|Selector3~1_combout  = ( \camera|x~0_combout  & ( \camera|Selector3~0_combout  ) ) # ( !\camera|x~0_combout  & ( \camera|Selector3~0_combout  ) ) # ( \camera|x~0_combout  & ( !\camera|Selector3~0_combout  & ( (\camera|state.COUNT~q  & 
// ((!\camera|Equal3~4_combout ) # ((!\camera|Equal3~0_combout ) # (!\camera|Equal3~2_combout )))) ) ) )

	.dataa(!\camera|Equal3~4_combout ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal3~0_combout ),
	.datad(!\camera|Equal3~2_combout ),
	.datae(!\camera|x~0_combout ),
	.dataf(!\camera|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector3~1 .extended_lut = "off";
defparam \camera|Selector3~1 .lut_mask = 64'h00003332FFFFFFFF;
defparam \camera|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N41
dffeas \camera|x[9] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[9] .is_wysiwyg = "true";
defparam \camera|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N45
cyclonev_lcell_comb \camera|x~3 (
// Equation(s):
// \camera|x~3_combout  = ( \GPIO_0[10]~input_o  & ( (!\camera|Equal1~0_combout  & \camera|Add2~1_sumout ) ) ) # ( !\GPIO_0[10]~input_o  & ( \camera|x [9] ) )

	.dataa(!\camera|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\camera|x [9]),
	.datad(!\camera|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\GPIO_0[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~3 .extended_lut = "off";
defparam \camera|x~3 .lut_mask = 64'h0F0F0F0F00AA00AA;
defparam \camera|x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N12
cyclonev_lcell_comb \camera|Equal3~0 (
// Equation(s):
// \camera|Equal3~0_combout  = ( \camera|Add3~1_sumout  & ( (!\camera|x~2_combout  & ((!\camera|x~1_combout  & ((\camera|x~3_combout ))) # (\camera|x~1_combout  & (!\camera|Add3~5_sumout )))) ) ) # ( !\camera|Add3~1_sumout  & ( (!\camera|x~2_combout  & 
// (\camera|x~3_combout  & ((!\camera|x~1_combout ) # (!\camera|Add3~5_sumout )))) ) )

	.dataa(!\camera|x~1_combout ),
	.datab(!\camera|Add3~5_sumout ),
	.datac(!\camera|x~2_combout ),
	.datad(!\camera|x~3_combout ),
	.datae(gnd),
	.dataf(!\camera|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal3~0 .extended_lut = "off";
defparam \camera|Equal3~0 .lut_mask = 64'h00E000E040E040E0;
defparam \camera|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N0
cyclonev_lcell_comb \camera|x~12 (
// Equation(s):
// \camera|x~12_combout  = ( \GPIO_0[10]~input_o  & ( (!\camera|Equal1~0_combout  & (\camera|Add2~33_sumout )) # (\camera|Equal1~0_combout  & ((\camera|Add3~25_sumout ))) ) ) # ( !\GPIO_0[10]~input_o  & ( \camera|x [7] ) )

	.dataa(!\camera|Add2~33_sumout ),
	.datab(!\camera|x [7]),
	.datac(!\camera|Add3~25_sumout ),
	.datad(!\camera|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\GPIO_0[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~12 .extended_lut = "off";
defparam \camera|x~12 .lut_mask = 64'h33333333550F550F;
defparam \camera|x~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N33
cyclonev_lcell_comb \camera|Selector5~0 (
// Equation(s):
// \camera|Selector5~0_combout  = ( !\camera|state.000~q  & ( \camera|x [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [7]),
	.datae(gnd),
	.dataf(!\camera|state.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector5~0 .extended_lut = "off";
defparam \camera|Selector5~0 .lut_mask = 64'h00FF00FF00000000;
defparam \camera|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N36
cyclonev_lcell_comb \camera|Selector5~1 (
// Equation(s):
// \camera|Selector5~1_combout  = ( \camera|x~12_combout  & ( \camera|Selector5~0_combout  ) ) # ( !\camera|x~12_combout  & ( \camera|Selector5~0_combout  ) ) # ( \camera|x~12_combout  & ( !\camera|Selector5~0_combout  & ( (\camera|state.COUNT~q  & 
// ((!\camera|Equal3~4_combout ) # ((!\camera|Equal3~2_combout ) # (!\camera|Equal3~0_combout )))) ) ) )

	.dataa(!\camera|Equal3~4_combout ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal3~2_combout ),
	.datad(!\camera|Equal3~0_combout ),
	.datae(!\camera|x~12_combout ),
	.dataf(!\camera|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector5~1 .extended_lut = "off";
defparam \camera|Selector5~1 .lut_mask = 64'h00003332FFFFFFFF;
defparam \camera|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N38
dffeas \camera|x[7] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[7] .is_wysiwyg = "true";
defparam \camera|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N3
cyclonev_lcell_comb \camera|x~10 (
// Equation(s):
// \camera|x~10_combout  = ( \GPIO_0[10]~input_o  & ( (\camera|Add2~33_sumout  & !\camera|Equal1~0_combout ) ) ) # ( !\GPIO_0[10]~input_o  & ( \camera|x [7] ) )

	.dataa(!\camera|Add2~33_sumout ),
	.datab(!\camera|x [7]),
	.datac(gnd),
	.datad(!\camera|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\GPIO_0[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~10 .extended_lut = "off";
defparam \camera|x~10 .lut_mask = 64'h3333333355005500;
defparam \camera|x~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N30
cyclonev_lcell_comb \camera|Equal3~6 (
// Equation(s):
// \camera|Equal3~6_combout  = ( \camera|Add3~25_sumout  & ( (!\camera|x~11_combout  & ((!\camera|x~1_combout  & (\camera|x~10_combout )) # (\camera|x~1_combout  & ((!\camera|Add3~29_sumout ))))) ) ) # ( !\camera|Add3~25_sumout  & ( (\camera|x~10_combout  & 
// (!\camera|x~11_combout  & ((!\camera|Add3~29_sumout ) # (!\camera|x~1_combout )))) ) )

	.dataa(!\camera|x~10_combout ),
	.datab(!\camera|x~11_combout ),
	.datac(!\camera|Add3~29_sumout ),
	.datad(!\camera|x~1_combout ),
	.datae(gnd),
	.dataf(!\camera|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal3~6 .extended_lut = "off";
defparam \camera|Equal3~6 .lut_mask = 64'h4440444044C044C0;
defparam \camera|Equal3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N51
cyclonev_lcell_comb \camera|Equal3~5 (
// Equation(s):
// \camera|Equal3~5_combout  = ( !\camera|x~6_combout  & ( (!\camera|x~7_combout  & ((!\camera|x~1_combout ) # ((!\camera|Add3~9_sumout  & !\camera|Add3~13_sumout )))) ) )

	.dataa(!\camera|Add3~9_sumout ),
	.datab(!\camera|x~1_combout ),
	.datac(!\camera|x~7_combout ),
	.datad(!\camera|Add3~13_sumout ),
	.datae(gnd),
	.dataf(!\camera|x~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal3~5 .extended_lut = "off";
defparam \camera|Equal3~5 .lut_mask = 64'hE0C0E0C000000000;
defparam \camera|Equal3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N42
cyclonev_lcell_comb \camera|Equal3~7 (
// Equation(s):
// \camera|Equal3~7_combout  = ( \camera|Equal3~1_combout  & ( (\camera|Equal3~6_combout  & (\camera|Equal3~5_combout  & \camera|Equal3~3_combout )) ) )

	.dataa(gnd),
	.datab(!\camera|Equal3~6_combout ),
	.datac(!\camera|Equal3~5_combout ),
	.datad(!\camera|Equal3~3_combout ),
	.datae(gnd),
	.dataf(!\camera|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal3~7 .extended_lut = "off";
defparam \camera|Equal3~7 .lut_mask = 64'h0000000000030003;
defparam \camera|Equal3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N0
cyclonev_lcell_comb \camera|Add8~25 (
// Equation(s):
// \camera|Add8~25_sumout  = SUM(( \camera|y [0] ) + ( VCC ) + ( !VCC ))
// \camera|Add8~26  = CARRY(( \camera|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\camera|y [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add8~25_sumout ),
	.cout(\camera|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add8~25 .extended_lut = "off";
defparam \camera|Add8~25 .lut_mask = 64'h0000000000003333;
defparam \camera|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N39
cyclonev_lcell_comb \camera|Selector22~0 (
// Equation(s):
// \camera|Selector22~0_combout  = ( \camera|y [0] & ( \camera|Add8~25_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [0] & ( \camera|Add8~25_sumout  & ( (\camera|Equal3~7_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal3~0_combout )) ) ) ) # ( \camera|y [0] & ( !\camera|Add8~25_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal3~7_combout ) # (!\camera|Equal3~0_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal3~7_combout ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|Equal3~0_combout ),
	.datae(!\camera|y [0]),
	.dataf(!\camera|Add8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector22~0 .extended_lut = "off";
defparam \camera|Selector22~0 .lut_mask = 64'h0000AFAE0003AFAF;
defparam \camera|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N41
dffeas \camera|y[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[0] .is_wysiwyg = "true";
defparam \camera|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N3
cyclonev_lcell_comb \camera|Add8~29 (
// Equation(s):
// \camera|Add8~29_sumout  = SUM(( \camera|y [1] ) + ( GND ) + ( \camera|Add8~26  ))
// \camera|Add8~30  = CARRY(( \camera|y [1] ) + ( GND ) + ( \camera|Add8~26  ))

	.dataa(!\camera|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add8~29_sumout ),
	.cout(\camera|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add8~29 .extended_lut = "off";
defparam \camera|Add8~29 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N33
cyclonev_lcell_comb \camera|Selector21~0 (
// Equation(s):
// \camera|Selector21~0_combout  = ( \camera|y [1] & ( \camera|Add8~29_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [1] & ( \camera|Add8~29_sumout  & ( (\camera|state.COUNT~q  & (\camera|Equal3~7_combout  & 
// \camera|Equal3~0_combout )) ) ) ) # ( \camera|y [1] & ( !\camera|Add8~29_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal3~7_combout ) # (!\camera|Equal3~0_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal3~7_combout ),
	.datad(!\camera|Equal3~0_combout ),
	.datae(!\camera|y [1]),
	.dataf(!\camera|Add8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector21~0 .extended_lut = "off";
defparam \camera|Selector21~0 .lut_mask = 64'h0000BBBA0003BBBB;
defparam \camera|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N35
dffeas \camera|y[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[1] .is_wysiwyg = "true";
defparam \camera|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N6
cyclonev_lcell_comb \camera|Add8~33 (
// Equation(s):
// \camera|Add8~33_sumout  = SUM(( \camera|y [2] ) + ( GND ) + ( \camera|Add8~30  ))
// \camera|Add8~34  = CARRY(( \camera|y [2] ) + ( GND ) + ( \camera|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add8~33_sumout ),
	.cout(\camera|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add8~33 .extended_lut = "off";
defparam \camera|Add8~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N36
cyclonev_lcell_comb \camera|Selector20~0 (
// Equation(s):
// \camera|Selector20~0_combout  = ( \camera|y [2] & ( \camera|Add8~33_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [2] & ( \camera|Add8~33_sumout  & ( (\camera|Equal3~7_combout  & (\camera|Equal3~0_combout  & 
// \camera|state.COUNT~q )) ) ) ) # ( \camera|y [2] & ( !\camera|Add8~33_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal3~7_combout ) # (!\camera|Equal3~0_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal3~7_combout ),
	.datac(!\camera|Equal3~0_combout ),
	.datad(!\camera|state.COUNT~q ),
	.datae(!\camera|y [2]),
	.dataf(!\camera|Add8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector20~0 .extended_lut = "off";
defparam \camera|Selector20~0 .lut_mask = 64'h0000AAFE0003AAFF;
defparam \camera|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N38
dffeas \camera|y[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[2] .is_wysiwyg = "true";
defparam \camera|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N9
cyclonev_lcell_comb \camera|Add8~37 (
// Equation(s):
// \camera|Add8~37_sumout  = SUM(( \camera|y [3] ) + ( GND ) + ( \camera|Add8~34  ))
// \camera|Add8~38  = CARRY(( \camera|y [3] ) + ( GND ) + ( \camera|Add8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add8~37_sumout ),
	.cout(\camera|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add8~37 .extended_lut = "off";
defparam \camera|Add8~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N30
cyclonev_lcell_comb \camera|Selector19~0 (
// Equation(s):
// \camera|Selector19~0_combout  = ( \camera|y [3] & ( \camera|Add8~37_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [3] & ( \camera|Add8~37_sumout  & ( (\camera|state.COUNT~q  & (\camera|Equal3~0_combout  & 
// \camera|Equal3~7_combout )) ) ) ) # ( \camera|y [3] & ( !\camera|Add8~37_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal3~0_combout ) # (!\camera|Equal3~7_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal3~0_combout ),
	.datad(!\camera|Equal3~7_combout ),
	.datae(!\camera|y [3]),
	.dataf(!\camera|Add8~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector19~0 .extended_lut = "off";
defparam \camera|Selector19~0 .lut_mask = 64'h0000BBBA0003BBBB;
defparam \camera|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N32
dffeas \camera|y[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[3] .is_wysiwyg = "true";
defparam \camera|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N12
cyclonev_lcell_comb \camera|Add8~9 (
// Equation(s):
// \camera|Add8~9_sumout  = SUM(( \camera|y [4] ) + ( GND ) + ( \camera|Add8~38  ))
// \camera|Add8~10  = CARRY(( \camera|y [4] ) + ( GND ) + ( \camera|Add8~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add8~9_sumout ),
	.cout(\camera|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add8~9 .extended_lut = "off";
defparam \camera|Add8~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N51
cyclonev_lcell_comb \camera|Selector18~0 (
// Equation(s):
// \camera|Selector18~0_combout  = ( \camera|y [4] & ( \camera|Add8~9_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [4] & ( \camera|Add8~9_sumout  & ( (\camera|Equal3~7_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal3~0_combout )) ) ) ) # ( \camera|y [4] & ( !\camera|Add8~9_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal3~7_combout ) # (!\camera|Equal3~0_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal3~7_combout ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|Equal3~0_combout ),
	.datae(!\camera|y [4]),
	.dataf(!\camera|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector18~0 .extended_lut = "off";
defparam \camera|Selector18~0 .lut_mask = 64'h0000AFAE0003AFAF;
defparam \camera|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N53
dffeas \camera|y[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[4] .is_wysiwyg = "true";
defparam \camera|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N15
cyclonev_lcell_comb \camera|Add8~1 (
// Equation(s):
// \camera|Add8~1_sumout  = SUM(( \camera|y [5] ) + ( GND ) + ( \camera|Add8~10  ))
// \camera|Add8~2  = CARRY(( \camera|y [5] ) + ( GND ) + ( \camera|Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add8~1_sumout ),
	.cout(\camera|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add8~1 .extended_lut = "off";
defparam \camera|Add8~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N42
cyclonev_lcell_comb \camera|Selector17~0 (
// Equation(s):
// \camera|Selector17~0_combout  = ( \camera|y [5] & ( \camera|Add8~1_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [5] & ( \camera|Add8~1_sumout  & ( (\camera|state.COUNT~q  & (\camera|Equal3~0_combout  & 
// \camera|Equal3~7_combout )) ) ) ) # ( \camera|y [5] & ( !\camera|Add8~1_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal3~0_combout ) # (!\camera|Equal3~7_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal3~0_combout ),
	.datad(!\camera|Equal3~7_combout ),
	.datae(!\camera|y [5]),
	.dataf(!\camera|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector17~0 .extended_lut = "off";
defparam \camera|Selector17~0 .lut_mask = 64'h0000BBBA0003BBBB;
defparam \camera|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N44
dffeas \camera|y[5] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[5] .is_wysiwyg = "true";
defparam \camera|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N18
cyclonev_lcell_comb \camera|Add8~13 (
// Equation(s):
// \camera|Add8~13_sumout  = SUM(( \camera|y [6] ) + ( GND ) + ( \camera|Add8~2  ))
// \camera|Add8~14  = CARRY(( \camera|y [6] ) + ( GND ) + ( \camera|Add8~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add8~13_sumout ),
	.cout(\camera|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add8~13 .extended_lut = "off";
defparam \camera|Add8~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N48
cyclonev_lcell_comb \camera|Selector16~0 (
// Equation(s):
// \camera|Selector16~0_combout  = ( \camera|y [6] & ( \camera|Add8~13_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [6] & ( \camera|Add8~13_sumout  & ( (\camera|Equal3~7_combout  & (\camera|Equal3~0_combout  & 
// \camera|state.COUNT~q )) ) ) ) # ( \camera|y [6] & ( !\camera|Add8~13_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal3~7_combout ) # (!\camera|Equal3~0_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal3~7_combout ),
	.datac(!\camera|Equal3~0_combout ),
	.datad(!\camera|state.COUNT~q ),
	.datae(!\camera|y [6]),
	.dataf(!\camera|Add8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector16~0 .extended_lut = "off";
defparam \camera|Selector16~0 .lut_mask = 64'h0000AAFE0003AAFF;
defparam \camera|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N50
dffeas \camera|y[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[6] .is_wysiwyg = "true";
defparam \camera|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N30
cyclonev_lcell_comb \camera|LessThan0~0 (
// Equation(s):
// \camera|LessThan0~0_combout  = ( !\camera|x [9] & ( \camera|x [8] ) ) # ( \camera|x [9] & ( !\camera|x [8] & ( !\camera|x [7] ) ) ) # ( !\camera|x [9] & ( !\camera|x [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [7]),
	.datad(gnd),
	.datae(!\camera|x [9]),
	.dataf(!\camera|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan0~0 .extended_lut = "off";
defparam \camera|LessThan0~0 .lut_mask = 64'hFFFFF0F0FFFF0000;
defparam \camera|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N0
cyclonev_lcell_comb \camera|Add0~1 (
// Equation(s):
// \camera|Add0~1_sumout  = SUM(( \camera|x [0] ) + ( VCC ) + ( !VCC ))
// \camera|Add0~2  = CARRY(( \camera|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~1_sumout ),
	.cout(\camera|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~1 .extended_lut = "off";
defparam \camera|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N3
cyclonev_lcell_comb \camera|Add0~5 (
// Equation(s):
// \camera|Add0~5_sumout  = SUM(( \camera|x [1] ) + ( VCC ) + ( \camera|Add0~2  ))
// \camera|Add0~6  = CARRY(( \camera|x [1] ) + ( VCC ) + ( \camera|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~5_sumout ),
	.cout(\camera|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~5 .extended_lut = "off";
defparam \camera|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N6
cyclonev_lcell_comb \camera|Add0~9 (
// Equation(s):
// \camera|Add0~9_sumout  = SUM(( \camera|x [2] ) + ( VCC ) + ( \camera|Add0~6  ))
// \camera|Add0~10  = CARRY(( \camera|x [2] ) + ( VCC ) + ( \camera|Add0~6  ))

	.dataa(gnd),
	.datab(!\camera|x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~9_sumout ),
	.cout(\camera|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~9 .extended_lut = "off";
defparam \camera|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \camera|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N9
cyclonev_lcell_comb \camera|Add0~13 (
// Equation(s):
// \camera|Add0~13_sumout  = SUM(( \camera|x [3] ) + ( VCC ) + ( \camera|Add0~10  ))
// \camera|Add0~14  = CARRY(( \camera|x [3] ) + ( VCC ) + ( \camera|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~13_sumout ),
	.cout(\camera|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~13 .extended_lut = "off";
defparam \camera|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N12
cyclonev_lcell_comb \camera|Add0~17 (
// Equation(s):
// \camera|Add0~17_sumout  = SUM(( \camera|x [4] ) + ( VCC ) + ( \camera|Add0~14  ))
// \camera|Add0~18  = CARRY(( \camera|x [4] ) + ( VCC ) + ( \camera|Add0~14  ))

	.dataa(gnd),
	.datab(!\camera|x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~17_sumout ),
	.cout(\camera|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~17 .extended_lut = "off";
defparam \camera|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \camera|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N15
cyclonev_lcell_comb \camera|Add0~21 (
// Equation(s):
// \camera|Add0~21_sumout  = SUM(( \camera|x [5] ) + ( VCC ) + ( \camera|Add0~18  ))
// \camera|Add0~22  = CARRY(( \camera|x [5] ) + ( VCC ) + ( \camera|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~21_sumout ),
	.cout(\camera|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~21 .extended_lut = "off";
defparam \camera|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N18
cyclonev_lcell_comb \camera|Add0~25 (
// Equation(s):
// \camera|Add0~25_sumout  = SUM(( \camera|x [6] ) + ( VCC ) + ( \camera|Add0~22  ))
// \camera|Add0~26  = CARRY(( \camera|x [6] ) + ( VCC ) + ( \camera|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~25_sumout ),
	.cout(\camera|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~25 .extended_lut = "off";
defparam \camera|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N21
cyclonev_lcell_comb \camera|Add0~29 (
// Equation(s):
// \camera|Add0~29_sumout  = SUM(( \camera|x [7] ) + ( VCC ) + ( \camera|Add0~26  ))
// \camera|Add0~30  = CARRY(( \camera|x [7] ) + ( VCC ) + ( \camera|Add0~26  ))

	.dataa(!\camera|x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~29_sumout ),
	.cout(\camera|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~29 .extended_lut = "off";
defparam \camera|Add0~29 .lut_mask = 64'h0000000000005555;
defparam \camera|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N24
cyclonev_lcell_comb \camera|Add0~33 (
// Equation(s):
// \camera|Add0~33_sumout  = SUM(( \camera|x [8] ) + ( VCC ) + ( \camera|Add0~30  ))
// \camera|Add0~34  = CARRY(( \camera|x [8] ) + ( VCC ) + ( \camera|Add0~30  ))

	.dataa(gnd),
	.datab(!\camera|x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~33_sumout ),
	.cout(\camera|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~33 .extended_lut = "off";
defparam \camera|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \camera|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N27
cyclonev_lcell_comb \camera|Add0~37 (
// Equation(s):
// \camera|Add0~37_sumout  = SUM(( \camera|x [9] ) + ( VCC ) + ( \camera|Add0~34  ))

	.dataa(!\camera|x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~37 .extended_lut = "off";
defparam \camera|Add0~37 .lut_mask = 64'h0000000000005555;
defparam \camera|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N36
cyclonev_lcell_comb \camera|next_x[8]~7 (
// Equation(s):
// \camera|next_x[8]~7_combout  = ( \camera|Add0~33_sumout  & ( \camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\camera|Add0~33_sumout ),
	.dataf(!\camera|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[8]~7 .extended_lut = "off";
defparam \camera|next_x[8]~7 .lut_mask = 64'h000000000000FFFF;
defparam \camera|next_x[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N39
cyclonev_lcell_comb \camera|LessThan0~1 (
// Equation(s):
// \camera|LessThan0~1_combout  = ( \camera|x [8] ) # ( !\camera|x [8] & ( \camera|x [7] ) )

	.dataa(!\camera|x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\camera|x [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan0~1 .extended_lut = "off";
defparam \camera|LessThan0~1 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \camera|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N0
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !\camera|y [0] $ (((!\camera|Add0~29_sumout ) # ((\camera|LessThan0~1_combout  & \camera|x [9])))) ) + ( !VCC ) + ( !VCC ))
// \Add0~26  = CARRY(( !\camera|y [0] $ (((!\camera|Add0~29_sumout ) # ((\camera|LessThan0~1_combout  & \camera|x [9])))) ) + ( !VCC ) + ( !VCC ))
// \Add0~27  = SHARE((\camera|Add0~29_sumout  & (\camera|y [0] & ((!\camera|LessThan0~1_combout ) # (!\camera|x [9])))))

	.dataa(!\camera|Add0~29_sumout ),
	.datab(!\camera|LessThan0~1_combout ),
	.datac(!\camera|x [9]),
	.datad(!\camera|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h00000054000054AB;
defparam \Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N3
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !\camera|y [1] $ (!\camera|next_x[8]~7_combout ) ) + ( \Add0~27  ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( !\camera|y [1] $ (!\camera|next_x[8]~7_combout ) ) + ( \Add0~27  ) + ( \Add0~26  ))
// \Add0~31  = SHARE((\camera|y [1] & \camera|next_x[8]~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [1]),
	.datad(!\camera|next_x[8]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(\Add0~27 ),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000000F00000FF0;
defparam \Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N6
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( !\camera|y [0] $ (!\camera|y [2] $ (((!\camera|LessThan0~0_combout ) # (\camera|Add0~37_sumout )))) ) + ( \Add0~31  ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( !\camera|y [0] $ (!\camera|y [2] $ (((!\camera|LessThan0~0_combout ) # (\camera|Add0~37_sumout )))) ) + ( \Add0~31  ) + ( \Add0~30  ))
// \Add0~35  = SHARE((!\camera|y [0] & (\camera|y [2] & ((!\camera|LessThan0~0_combout ) # (\camera|Add0~37_sumout )))) # (\camera|y [0] & ((!\camera|LessThan0~0_combout ) # ((\camera|Add0~37_sumout ) # (\camera|y [2])))))

	.dataa(!\camera|y [0]),
	.datab(!\camera|LessThan0~0_combout ),
	.datac(!\camera|y [2]),
	.datad(!\camera|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(\Add0~31 ),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h00004D5F000096A5;
defparam \Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N9
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( !\camera|y [1] $ (!\camera|y [3]) ) + ( \Add0~35  ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( !\camera|y [1] $ (!\camera|y [3]) ) + ( \Add0~35  ) + ( \Add0~34  ))
// \Add0~39  = SHARE((\camera|y [1] & \camera|y [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [1]),
	.datad(!\camera|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(\Add0~35 ),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000000F00000FF0;
defparam \Add0~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N12
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( !\camera|y [4] $ (!\camera|y [2]) ) + ( \Add0~39  ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( !\camera|y [4] $ (!\camera|y [2]) ) + ( \Add0~39  ) + ( \Add0~38  ))
// \Add0~43  = SHARE((\camera|y [4] & \camera|y [2]))

	.dataa(gnd),
	.datab(!\camera|y [4]),
	.datac(!\camera|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(\Add0~39 ),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000030300003C3C;
defparam \Add0~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( !\camera|y [3] $ (!\camera|y [5]) ) + ( \Add0~43  ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( !\camera|y [3] $ (!\camera|y [5]) ) + ( \Add0~43  ) + ( \Add0~42  ))
// \Add0~47  = SHARE((\camera|y [3] & \camera|y [5]))

	.dataa(!\camera|y [3]),
	.datab(gnd),
	.datac(!\camera|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(\Add0~43 ),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000050500005A5A;
defparam \Add0~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N18
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !\camera|y [4] $ (!\camera|y [6]) ) + ( \Add0~47  ) + ( \Add0~46  ))
// \Add0~6  = CARRY(( !\camera|y [4] $ (!\camera|y [6]) ) + ( \Add0~47  ) + ( \Add0~46  ))
// \Add0~7  = SHARE((\camera|y [4] & \camera|y [6]))

	.dataa(gnd),
	.datab(!\camera|y [4]),
	.datac(gnd),
	.datad(!\camera|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(\Add0~47 ),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h00000033000033CC;
defparam \Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N21
cyclonev_lcell_comb \camera|Add8~5 (
// Equation(s):
// \camera|Add8~5_sumout  = SUM(( \camera|y [7] ) + ( GND ) + ( \camera|Add8~14  ))
// \camera|Add8~6  = CARRY(( \camera|y [7] ) + ( GND ) + ( \camera|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add8~5_sumout ),
	.cout(\camera|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add8~5 .extended_lut = "off";
defparam \camera|Add8~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N45
cyclonev_lcell_comb \camera|Selector15~0 (
// Equation(s):
// \camera|Selector15~0_combout  = ( \camera|y [7] & ( \camera|Add8~5_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [7] & ( \camera|Add8~5_sumout  & ( (\camera|state.COUNT~q  & (\camera|Equal3~7_combout  & 
// \camera|Equal3~0_combout )) ) ) ) # ( \camera|y [7] & ( !\camera|Add8~5_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal3~7_combout ) # (!\camera|Equal3~0_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal3~7_combout ),
	.datad(!\camera|Equal3~0_combout ),
	.datae(!\camera|y [7]),
	.dataf(!\camera|Add8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector15~0 .extended_lut = "off";
defparam \camera|Selector15~0 .lut_mask = 64'h0000BBBA0003BBBB;
defparam \camera|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N47
dffeas \camera|y[7] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[7] .is_wysiwyg = "true";
defparam \camera|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N24
cyclonev_lcell_comb \camera|Add8~17 (
// Equation(s):
// \camera|Add8~17_sumout  = SUM(( \camera|y [8] ) + ( GND ) + ( \camera|Add8~6  ))
// \camera|Add8~18  = CARRY(( \camera|y [8] ) + ( GND ) + ( \camera|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add8~17_sumout ),
	.cout(\camera|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add8~17 .extended_lut = "off";
defparam \camera|Add8~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N54
cyclonev_lcell_comb \camera|Selector14~0 (
// Equation(s):
// \camera|Selector14~0_combout  = ( \camera|y [8] & ( \camera|Add8~17_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [8] & ( \camera|Add8~17_sumout  & ( (\camera|Equal3~7_combout  & (\camera|Equal3~0_combout  & 
// \camera|state.COUNT~q )) ) ) ) # ( \camera|y [8] & ( !\camera|Add8~17_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal3~7_combout ) # (!\camera|Equal3~0_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal3~7_combout ),
	.datac(!\camera|Equal3~0_combout ),
	.datad(!\camera|state.COUNT~q ),
	.datae(!\camera|y [8]),
	.dataf(!\camera|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector14~0 .extended_lut = "off";
defparam \camera|Selector14~0 .lut_mask = 64'h0000AAFE0003AAFF;
defparam \camera|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N56
dffeas \camera|y[8] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[8] .is_wysiwyg = "true";
defparam \camera|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N27
cyclonev_lcell_comb \camera|Add8~21 (
// Equation(s):
// \camera|Add8~21_sumout  = SUM(( \camera|y [9] ) + ( GND ) + ( \camera|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add8~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add8~21 .extended_lut = "off";
defparam \camera|Add8~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N57
cyclonev_lcell_comb \camera|Selector13~0 (
// Equation(s):
// \camera|Selector13~0_combout  = ( \camera|y [9] & ( \camera|Add8~21_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [9] & ( \camera|Add8~21_sumout  & ( (\camera|Equal3~7_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal3~0_combout )) ) ) ) # ( \camera|y [9] & ( !\camera|Add8~21_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal3~7_combout ) # (!\camera|Equal3~0_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal3~7_combout ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|Equal3~0_combout ),
	.datae(!\camera|y [9]),
	.dataf(!\camera|Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector13~0 .extended_lut = "off";
defparam \camera|Selector13~0 .lut_mask = 64'h0000AFAE0003AFAF;
defparam \camera|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N59
dffeas \camera|y[9] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[9] .is_wysiwyg = "true";
defparam \camera|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N21
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !\camera|y [7] $ (!\camera|y [5]) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~2  = CARRY(( !\camera|y [7] $ (!\camera|y [5]) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~3  = SHARE((\camera|y [7] & \camera|y [5]))

	.dataa(!\camera|y [7]),
	.datab(gnd),
	.datac(!\camera|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(\Add0~7 ),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000050500005A5A;
defparam \Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N24
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !\camera|y [6] $ (!\camera|y [8]) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~10  = CARRY(( !\camera|y [6] $ (!\camera|y [8]) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~11  = SHARE((\camera|y [6] & \camera|y [8]))

	.dataa(gnd),
	.datab(!\camera|y [6]),
	.datac(!\camera|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(\Add0~3 ),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000030300003C3C;
defparam \Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N27
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !\camera|y [7] $ (!\camera|y [9]) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~18  = CARRY(( !\camera|y [7] $ (!\camera|y [9]) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~19  = SHARE((\camera|y [7] & \camera|y [9]))

	.dataa(!\camera|y [7]),
	.datab(gnd),
	.datac(!\camera|y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(\Add0~11 ),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000050500005A5A;
defparam \Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N30
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \camera|y [8] ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \camera|y [8] ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(\Add0~19 ),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N33
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \camera|y [9] ) + ( \Add0~23  ) + ( \Add0~22  ))

	.dataa(!\camera|y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(\Add0~23 ),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000000000005555;
defparam \Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout  = ( \Add0~9_sumout  & ( \Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0 .lut_mask = 64'h0000333300003333;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout  = ( !\Add0~17_sumout  & ( \Add0~21_sumout  & ( (\camera|wren~q  & (!\Add0~5_sumout  & (!\Add0~13_sumout  & \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ))) ) 
// ) )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~5_sumout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.datae(!\Add0~17_sumout ),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout  = ( \Add3~9_sumout  & ( !\Add3~17_sumout  & ( (!\Add3~1_sumout  & (\Add3~13_sumout  & (!\Add3~21_sumout  & \Add3~5_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~13_sumout ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \camera|cb[0]~0 (
// Equation(s):
// \camera|cb[0]~0_combout  = (\camera|state.COUNT~q  & (\KEY[0]~input_o  & \GPIO_0[10]~input_o ))

	.dataa(gnd),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\GPIO_0[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb[0]~0 .extended_lut = "off";
defparam \camera|cb[0]~0 .lut_mask = 64'h0003000300030003;
defparam \camera|cb[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N38
dffeas \camera|cr[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[0] .is_wysiwyg = "true";
defparam \camera|cr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \camera|cr~0 (
// Equation(s):
// \camera|cr~0_combout  = ( \camera|bit [0] & ( \camera|cr [0] ) ) # ( !\camera|bit [0] & ( (!\camera|bit [1] & ((\camera|cr [0]))) # (\camera|bit [1] & (\GPIO_0[0]~input_o )) ) )

	.dataa(!\camera|bit [1]),
	.datab(!\GPIO_0[0]~input_o ),
	.datac(gnd),
	.datad(!\camera|cr [0]),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~0 .extended_lut = "off";
defparam \camera|cr~0 .lut_mask = 64'h11BB11BB00FF00FF;
defparam \camera|cr~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y16_N44
dffeas \camera|cr[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[1] .is_wysiwyg = "true";
defparam \camera|cr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \camera|cr~1 (
// Equation(s):
// \camera|cr~1_combout  = ( \camera|bit [0] & ( \camera|cr [1] ) ) # ( !\camera|bit [0] & ( (!\camera|bit [1] & ((\camera|cr [1]))) # (\camera|bit [1] & (\GPIO_0[1]~input_o )) ) )

	.dataa(!\GPIO_0[1]~input_o ),
	.datab(gnd),
	.datac(!\camera|bit [1]),
	.datad(!\camera|cr [1]),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~1 .extended_lut = "off";
defparam \camera|cr~1 .lut_mask = 64'h05F505F500FF00FF;
defparam \camera|cr~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y16_N2
dffeas \camera|cr[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[2] .is_wysiwyg = "true";
defparam \camera|cr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \camera|cr~2 (
// Equation(s):
// \camera|cr~2_combout  = ( \camera|bit [1] & ( (!\camera|bit [0] & (\GPIO_0[2]~input_o )) # (\camera|bit [0] & ((\camera|cr [2]))) ) ) # ( !\camera|bit [1] & ( \camera|cr [2] ) )

	.dataa(!\GPIO_0[2]~input_o ),
	.datab(!\camera|bit [0]),
	.datac(gnd),
	.datad(!\camera|cr [2]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~2 .extended_lut = "off";
defparam \camera|cr~2 .lut_mask = 64'h00FF00FF44774477;
defparam \camera|cr~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y16_N56
dffeas \camera|cr[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[3] .is_wysiwyg = "true";
defparam \camera|cr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \camera|cr~3 (
// Equation(s):
// \camera|cr~3_combout  = ( \camera|bit [0] & ( \camera|cr [3] ) ) # ( !\camera|bit [0] & ( (!\camera|bit [1] & ((\camera|cr [3]))) # (\camera|bit [1] & (\GPIO_0[3]~input_o )) ) )

	.dataa(!\camera|bit [1]),
	.datab(!\GPIO_0[3]~input_o ),
	.datac(gnd),
	.datad(!\camera|cr [3]),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~3 .extended_lut = "off";
defparam \camera|cr~3 .lut_mask = 64'h11BB11BB00FF00FF;
defparam \camera|cr~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y16_N14
dffeas \camera|cr[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[4] .is_wysiwyg = "true";
defparam \camera|cr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N12
cyclonev_lcell_comb \camera|cr~4 (
// Equation(s):
// \camera|cr~4_combout  = ( \camera|bit [1] & ( (!\camera|bit [0] & (\GPIO_0[4]~input_o )) # (\camera|bit [0] & ((\camera|cr [4]))) ) ) # ( !\camera|bit [1] & ( \camera|cr [4] ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\camera|bit [0]),
	.datac(gnd),
	.datad(!\camera|cr [4]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~4 .extended_lut = "off";
defparam \camera|cr~4 .lut_mask = 64'h00FF00FF44774477;
defparam \camera|cr~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y16_N35
dffeas \camera|cr[5] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[5] .is_wysiwyg = "true";
defparam \camera|cr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N33
cyclonev_lcell_comb \camera|cr~5 (
// Equation(s):
// \camera|cr~5_combout  = ( \camera|bit [1] & ( (!\camera|bit [0] & (\GPIO_0[5]~input_o )) # (\camera|bit [0] & ((\camera|cr [5]))) ) ) # ( !\camera|bit [1] & ( \camera|cr [5] ) )

	.dataa(!\GPIO_0[5]~input_o ),
	.datab(!\camera|bit [0]),
	.datac(gnd),
	.datad(!\camera|cr [5]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~5 .extended_lut = "off";
defparam \camera|cr~5 .lut_mask = 64'h00FF00FF44774477;
defparam \camera|cr~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y16_N50
dffeas \camera|cr[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[6] .is_wysiwyg = "true";
defparam \camera|cr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N48
cyclonev_lcell_comb \camera|cr~6 (
// Equation(s):
// \camera|cr~6_combout  = ( \camera|bit [1] & ( (!\camera|bit [0] & (\GPIO_0[6]~input_o )) # (\camera|bit [0] & ((\camera|cr [6]))) ) ) # ( !\camera|bit [1] & ( \camera|cr [6] ) )

	.dataa(!\GPIO_0[6]~input_o ),
	.datab(!\camera|bit [0]),
	.datac(gnd),
	.datad(!\camera|cr [6]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~6 .extended_lut = "off";
defparam \camera|cr~6 .lut_mask = 64'h00FF00FF44774477;
defparam \camera|cr~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y16_N8
dffeas \camera|cr[7] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[7] .is_wysiwyg = "true";
defparam \camera|cr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \camera|cr~7 (
// Equation(s):
// \camera|cr~7_combout  = ( \camera|bit [1] & ( (!\camera|bit [0] & (\GPIO_0[7]~input_o )) # (\camera|bit [0] & ((\camera|cr [7]))) ) ) # ( !\camera|bit [1] & ( \camera|cr [7] ) )

	.dataa(!\GPIO_0[7]~input_o ),
	.datab(!\camera|bit [0]),
	.datac(gnd),
	.datad(!\camera|cr [7]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~7 .extended_lut = "off";
defparam \camera|cr~7 .lut_mask = 64'h00FF00FF44774477;
defparam \camera|cr~7 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y20_N0
cyclonev_mac \camera|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\camera|cr~7_combout ,\camera|cr~6_combout ,\camera|cr~5_combout ,\camera|cr~4_combout ,\camera|cr~3_combout ,\camera|cr~2_combout ,\camera|cr~1_combout ,\camera|cr~0_combout }),
	.ay({vcc,gnd,vcc,vcc,gnd,gnd,vcc,vcc,gnd,vcc,vcc}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\camera|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \camera|Mult0~8 .accumulate_clock = "none";
defparam \camera|Mult0~8 .ax_clock = "none";
defparam \camera|Mult0~8 .ax_width = 8;
defparam \camera|Mult0~8 .ay_scan_in_clock = "none";
defparam \camera|Mult0~8 .ay_scan_in_width = 11;
defparam \camera|Mult0~8 .ay_use_scan_in = "false";
defparam \camera|Mult0~8 .az_clock = "none";
defparam \camera|Mult0~8 .bx_clock = "none";
defparam \camera|Mult0~8 .by_clock = "none";
defparam \camera|Mult0~8 .by_use_scan_in = "false";
defparam \camera|Mult0~8 .bz_clock = "none";
defparam \camera|Mult0~8 .coef_a_0 = 0;
defparam \camera|Mult0~8 .coef_a_1 = 0;
defparam \camera|Mult0~8 .coef_a_2 = 0;
defparam \camera|Mult0~8 .coef_a_3 = 0;
defparam \camera|Mult0~8 .coef_a_4 = 0;
defparam \camera|Mult0~8 .coef_a_5 = 0;
defparam \camera|Mult0~8 .coef_a_6 = 0;
defparam \camera|Mult0~8 .coef_a_7 = 0;
defparam \camera|Mult0~8 .coef_b_0 = 0;
defparam \camera|Mult0~8 .coef_b_1 = 0;
defparam \camera|Mult0~8 .coef_b_2 = 0;
defparam \camera|Mult0~8 .coef_b_3 = 0;
defparam \camera|Mult0~8 .coef_b_4 = 0;
defparam \camera|Mult0~8 .coef_b_5 = 0;
defparam \camera|Mult0~8 .coef_b_6 = 0;
defparam \camera|Mult0~8 .coef_b_7 = 0;
defparam \camera|Mult0~8 .coef_sel_a_clock = "none";
defparam \camera|Mult0~8 .coef_sel_b_clock = "none";
defparam \camera|Mult0~8 .delay_scan_out_ay = "false";
defparam \camera|Mult0~8 .delay_scan_out_by = "false";
defparam \camera|Mult0~8 .enable_double_accum = "false";
defparam \camera|Mult0~8 .load_const_clock = "none";
defparam \camera|Mult0~8 .load_const_value = 0;
defparam \camera|Mult0~8 .mode_sub_location = 0;
defparam \camera|Mult0~8 .negate_clock = "none";
defparam \camera|Mult0~8 .operand_source_max = "input";
defparam \camera|Mult0~8 .operand_source_may = "input";
defparam \camera|Mult0~8 .operand_source_mbx = "input";
defparam \camera|Mult0~8 .operand_source_mby = "input";
defparam \camera|Mult0~8 .operation_mode = "m18x18_full";
defparam \camera|Mult0~8 .output_clock = "none";
defparam \camera|Mult0~8 .preadder_subtract_a = "false";
defparam \camera|Mult0~8 .preadder_subtract_b = "false";
defparam \camera|Mult0~8 .result_a_width = 64;
defparam \camera|Mult0~8 .signed_max = "false";
defparam \camera|Mult0~8 .signed_may = "false";
defparam \camera|Mult0~8 .signed_mbx = "false";
defparam \camera|Mult0~8 .signed_mby = "false";
defparam \camera|Mult0~8 .sub_clock = "none";
defparam \camera|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \camera|Add4~30 (
// Equation(s):
// \camera|Add4~30_cout  = CARRY(( \camera|Mult0~18  ) + ( \camera|y [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Mult0~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\camera|Add4~30_cout ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~30 .extended_lut = "off";
defparam \camera|Add4~30 .lut_mask = 64'h0000FF0000000F0F;
defparam \camera|Add4~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N3
cyclonev_lcell_comb \camera|Add4~26 (
// Equation(s):
// \camera|Add4~26_cout  = CARRY(( \camera|y [1] ) + ( \camera|Mult0~19  ) + ( \camera|Add4~30_cout  ))

	.dataa(!\camera|y [1]),
	.datab(gnd),
	.datac(!\camera|Mult0~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\camera|Add4~26_cout ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~26 .extended_lut = "off";
defparam \camera|Add4~26 .lut_mask = 64'h0000F0F000005555;
defparam \camera|Add4~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N6
cyclonev_lcell_comb \camera|Add4~22 (
// Equation(s):
// \camera|Add4~22_cout  = CARRY(( \camera|y [2] ) + ( \camera|Mult0~20  ) + ( \camera|Add4~26_cout  ))

	.dataa(gnd),
	.datab(!\camera|Mult0~20 ),
	.datac(gnd),
	.datad(!\camera|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\camera|Add4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~22 .extended_lut = "off";
defparam \camera|Add4~22 .lut_mask = 64'h0000CCCC000000FF;
defparam \camera|Add4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N9
cyclonev_lcell_comb \camera|Add4~18 (
// Equation(s):
// \camera|Add4~18_cout  = CARRY(( \camera|y [3] ) + ( \camera|Mult0~21  ) + ( \camera|Add4~22_cout  ))

	.dataa(!\camera|y [3]),
	.datab(gnd),
	.datac(!\camera|Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\camera|Add4~18_cout ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~18 .extended_lut = "off";
defparam \camera|Add4~18 .lut_mask = 64'h0000F0F000005555;
defparam \camera|Add4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \camera|Add4~14 (
// Equation(s):
// \camera|Add4~14_cout  = CARRY(( \camera|y [4] ) + ( \camera|Mult0~22  ) + ( \camera|Add4~18_cout  ))

	.dataa(gnd),
	.datab(!\camera|Mult0~22 ),
	.datac(!\camera|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\camera|Add4~14_cout ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~14 .extended_lut = "off";
defparam \camera|Add4~14 .lut_mask = 64'h0000CCCC00000F0F;
defparam \camera|Add4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N15
cyclonev_lcell_comb \camera|Add4~1 (
// Equation(s):
// \camera|Add4~1_sumout  = SUM(( \camera|y [5] ) + ( \camera|Mult0~23  ) + ( \camera|Add4~14_cout  ))
// \camera|Add4~2  = CARRY(( \camera|y [5] ) + ( \camera|Mult0~23  ) + ( \camera|Add4~14_cout  ))

	.dataa(!\camera|y [5]),
	.datab(gnd),
	.datac(!\camera|Mult0~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~1_sumout ),
	.cout(\camera|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~1 .extended_lut = "off";
defparam \camera|Add4~1 .lut_mask = 64'h0000F0F000005555;
defparam \camera|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N24
cyclonev_lcell_comb \camera|rgb[17]~0 (
// Equation(s):
// \camera|rgb[17]~0_combout  = ( \camera|bit [1] & ( (!\KEY[0]~input_o ) # ((\camera|bit [0] & (\GPIO_0[10]~input_o  & \camera|state.COUNT~q ))) ) ) # ( !\camera|bit [1] & ( !\KEY[0]~input_o  ) )

	.dataa(!\camera|bit [0]),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\camera|state.COUNT~q ),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|rgb[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|rgb[17]~0 .extended_lut = "off";
defparam \camera|rgb[17]~0 .lut_mask = 64'hF0F0F0F0F0F1F0F1;
defparam \camera|rgb[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \camera|rgb[15] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\camera|rgb[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[15] .is_wysiwyg = "true";
defparam \camera|rgb[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N48
cyclonev_lcell_comb \camera|next_x[0]~0 (
// Equation(s):
// \camera|next_x[0]~0_combout  = ( \camera|Add0~1_sumout  & ( \camera|LessThan0~0_combout  ) ) # ( \camera|Add0~1_sumout  & ( !\camera|LessThan0~0_combout  ) ) # ( !\camera|Add0~1_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\camera|Add0~1_sumout ),
	.dataf(!\camera|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[0]~0 .extended_lut = "off";
defparam \camera|next_x[0]~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \camera|next_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N54
cyclonev_lcell_comb \camera|next_x[1]~1 (
// Equation(s):
// \camera|next_x[1]~1_combout  = (!\camera|LessThan0~0_combout ) # (\camera|Add0~5_sumout )

	.dataa(gnd),
	.datab(!\camera|LessThan0~0_combout ),
	.datac(!\camera|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[1]~1 .extended_lut = "off";
defparam \camera|next_x[1]~1 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \camera|next_x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N36
cyclonev_lcell_comb \camera|next_x[2]~2 (
// Equation(s):
// \camera|next_x[2]~2_combout  = ( \camera|Add0~9_sumout  ) # ( !\camera|Add0~9_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(!\camera|LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[2]~2 .extended_lut = "off";
defparam \camera|next_x[2]~2 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \camera|next_x[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N45
cyclonev_lcell_comb \camera|next_x[3]~3 (
// Equation(s):
// \camera|next_x[3]~3_combout  = (!\camera|LessThan0~0_combout ) # (\camera|Add0~13_sumout )

	.dataa(gnd),
	.datab(!\camera|LessThan0~0_combout ),
	.datac(!\camera|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[3]~3 .extended_lut = "off";
defparam \camera|next_x[3]~3 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \camera|next_x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N42
cyclonev_lcell_comb \camera|next_x[4]~4 (
// Equation(s):
// \camera|next_x[4]~4_combout  = ( \camera|Add0~17_sumout  ) # ( !\camera|Add0~17_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(!\camera|LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[4]~4 .extended_lut = "off";
defparam \camera|next_x[4]~4 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \camera|next_x[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N57
cyclonev_lcell_comb \camera|next_x[5]~5 (
// Equation(s):
// \camera|next_x[5]~5_combout  = ( \camera|Add0~21_sumout  ) # ( !\camera|Add0~21_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(!\camera|LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[5]~5 .extended_lut = "off";
defparam \camera|next_x[5]~5 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \camera|next_x[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N39
cyclonev_lcell_comb \camera|next_x[6]~6 (
// Equation(s):
// \camera|next_x[6]~6_combout  = ( \camera|Add0~25_sumout  ) # ( !\camera|Add0~25_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(!\camera|LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[6]~6 .extended_lut = "off";
defparam \camera|next_x[6]~6 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \camera|next_x[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N54
cyclonev_lcell_comb \vga_inst|x[0]~_wirecell (
// Equation(s):
// \vga_inst|x[0]~_wirecell_combout  = ( !\vga_inst|x [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|x[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|x[0]~_wirecell .extended_lut = "off";
defparam \vga_inst|x[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_inst|x[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a204 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout  = ( \Add0~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout  & ( (\camera|wren~q  & (\Add0~17_sumout  & (!\Add0~13_sumout  & !\Add0~5_sumout ))) ) 
// ) )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~17_sumout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~5_sumout ),
	.datae(!\Add0~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout  = ( \Add3~13_sumout  & ( !\Add3~17_sumout  & ( (\Add3~21_sumout  & (!\Add3~1_sumout  & (\Add3~5_sumout  & \Add3~9_sumout ))) ) ) )

	.dataa(!\Add3~21_sumout ),
	.datab(!\Add3~1_sumout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Add3~9_sumout ),
	.datae(!\Add3~13_sumout ),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0 .lut_mask = 64'h0000000400000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a276 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X35_Y25_N59
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Add3~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout  = ( \Add0~17_sumout  & ( \Add0~21_sumout  ) )

	.dataa(!\Add0~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1 .lut_mask = 64'h0000555500005555;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout  = ( \Add0~1_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout  & ( (!\Add0~9_sumout  & (!\Add0~13_sumout  & (\camera|wren~q  & !\Add0~5_sumout ))) ) ) 
// )

	.dataa(!\Add0~9_sumout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\camera|wren~q ),
	.datad(!\Add0~5_sumout ),
	.datae(!\Add0~1_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0 .lut_mask = 64'h0000000000000800;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout  = ( !\Add3~17_sumout  & ( \Add3~13_sumout  & ( (\Add3~21_sumout  & (!\Add3~1_sumout  & (!\Add3~9_sumout  & \Add3~5_sumout ))) ) ) )

	.dataa(!\Add3~21_sumout ),
	.datab(!\Add3~1_sumout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~17_sumout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a240 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout  = (!\Add0~17_sumout  & \Add0~1_sumout )

	.dataa(!\Add0~17_sumout ),
	.datab(!\Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0 .lut_mask = 64'h2222222222222222;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout  & ( \Add0~21_sumout  & ( (!\Add0~9_sumout  & (!\Add0~13_sumout  & (!\Add0~5_sumout  & \camera|wren~q ))) ) 
// ) )

	.dataa(!\Add0~9_sumout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\camera|wren~q ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1 .lut_mask = 64'h0000000000000080;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout  = ( \Add3~5_sumout  & ( !\Add3~1_sumout  & ( (\Add3~13_sumout  & (!\Add3~17_sumout  & (!\Add3~9_sumout  & !\Add3~21_sumout ))) ) ) )

	.dataa(!\Add3~13_sumout ),
	.datab(!\Add3~17_sumout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\Add3~21_sumout ),
	.datae(!\Add3~5_sumout ),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a168 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|address_reg_b[2]~feeder_combout  = ( \Add3~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[2]~feeder .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N55
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(\buffer|memoria_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout 
// ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .lut_mask = 64'h000FF0FF53535353;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N52
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Add3~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout  = ( \Add0~1_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout  & ( (\camera|wren~q  & (!\Add0~13_sumout  & (\Add0~9_sumout  & \Add0~5_sumout ))) ) ) )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\Add0~5_sumout ),
	.datae(!\Add0~1_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0 .lut_mask = 64'h0000000000000004;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout  = ( \Add3~9_sumout  & ( \Add3~13_sumout  & ( (\Add3~5_sumout  & (!\Add3~1_sumout  & (\Add3~21_sumout  & \Add3~17_sumout ))) ) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!\Add3~1_sumout ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Add3~17_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0 .lut_mask = 64'h0000000000000004;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a285 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout  = ( \Add0~1_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout  & ( (\camera|wren~q  & (!\Add0~13_sumout  & (!\Add0~9_sumout  & \Add0~5_sumout ))) ) ) 
// )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\Add0~5_sumout ),
	.datae(!\Add0~1_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0 .lut_mask = 64'h0000000000000040;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout  = ( !\Add3~9_sumout  & ( \Add3~13_sumout  & ( (\Add3~17_sumout  & (\Add3~5_sumout  & (!\Add3~1_sumout  & \Add3~21_sumout ))) ) ) )

	.dataa(!\Add3~17_sumout ),
	.datab(!\Add3~5_sumout ),
	.datac(!\Add3~1_sumout ),
	.datad(!\Add3~21_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a249 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N9
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout  & ( \Add0~21_sumout  & ( (\camera|wren~q  & (!\Add0~13_sumout  & (\Add0~5_sumout  & \Add0~9_sumout ))) ) ) 
// )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~9_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0 .lut_mask = 64'h0000000000000004;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout  = ( !\Add3~21_sumout  & ( \Add3~5_sumout  & ( (!\Add3~1_sumout  & (\Add3~9_sumout  & (\Add3~13_sumout  & \Add3~17_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~9_sumout ),
	.datac(!\Add3~13_sumout ),
	.datad(!\Add3~17_sumout ),
	.datae(!\Add3~21_sumout ),
	.dataf(!\Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a213 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout  & ( \Add0~21_sumout  & ( (\camera|wren~q  & (!\Add0~13_sumout  & (\Add0~5_sumout  & !\Add0~9_sumout ))) ) ) 
// )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~9_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0 .lut_mask = 64'h0000000000000400;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout  = ( \Add3~17_sumout  & ( !\Add3~9_sumout  & ( (!\Add3~1_sumout  & (\Add3~13_sumout  & (\Add3~5_sumout  & !\Add3~21_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~13_sumout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Add3~21_sumout ),
	.datae(!\Add3~17_sumout ),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0 .lut_mask = 64'h0000020000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a177 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout 
// ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .lut_mask = 64'h0303F3F305F505F5;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  = ( !\Add0~1_sumout  & ( \Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(!\Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0 .lut_mask = 64'h3333333300000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout  = ( \camera|wren~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (\Add0~21_sumout  & (\Add0~17_sumout  & (!\Add0~13_sumout  & \Add0~5_sumout ))) ) ) 
// )

	.dataa(!\Add0~21_sumout ),
	.datab(!\Add0~17_sumout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~5_sumout ),
	.datae(!\camera|wren~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0 .lut_mask = 64'h0000000000000010;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N9
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout  = ( \Add3~17_sumout  & ( !\Add3~13_sumout  & ( (\Add3~21_sumout  & (!\Add3~1_sumout  & (\Add3~9_sumout  & \Add3~5_sumout ))) ) ) )

	.dataa(!\Add3~21_sumout ),
	.datab(!\Add3~1_sumout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~17_sumout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0 .lut_mask = 64'h0000000400000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a267 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout  = ( !\Add0~17_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (\camera|wren~q  & (\Add0~21_sumout  & (\Add0~5_sumout  & !\Add0~13_sumout ))) ) 
// ) )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~21_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~13_sumout ),
	.datae(!\Add0~17_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout  = ( !\Add3~21_sumout  & ( \Add3~17_sumout  & ( (!\Add3~1_sumout  & (\Add3~9_sumout  & (!\Add3~13_sumout  & \Add3~5_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~9_sumout ),
	.datac(!\Add3~13_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~21_sumout ),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a195 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout  = ( !\Add0~17_sumout  & ( !\Add0~1_sumout  & ( \Add0~21_sumout  ) ) )

	.dataa(!\Add0~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~17_sumout ),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0 .lut_mask = 64'h5555000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout  = ( !\Add0~13_sumout  & ( (\Add0~5_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout  & (\camera|wren~q  & !\Add0~9_sumout ))) ) )

	.dataa(!\Add0~5_sumout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout ),
	.datac(!\camera|wren~q ),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0 .lut_mask = 64'h0100010000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N3
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout  = ( \Add3~5_sumout  & ( !\Add3~1_sumout  & ( (!\Add3~13_sumout  & (!\Add3~9_sumout  & (\Add3~17_sumout  & !\Add3~21_sumout ))) ) ) )

	.dataa(!\Add3~13_sumout ),
	.datab(!\Add3~9_sumout ),
	.datac(!\Add3~17_sumout ),
	.datad(!\Add3~21_sumout ),
	.datae(!\Add3~5_sumout ),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a159 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout  = (\Add0~17_sumout  & !\Add0~1_sumout )

	.dataa(!\Add0~17_sumout ),
	.datab(!\Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0 .lut_mask = 64'h4444444444444444;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout  = ( !\Add0~9_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout  & ( (\camera|wren~q  & (\Add0~21_sumout  & (!\Add0~13_sumout  & \Add0~5_sumout ))) ) ) 
// )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~21_sumout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~5_sumout ),
	.datae(!\Add0~9_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout  = ( !\Add3~13_sumout  & ( \Add3~17_sumout  & ( (\Add3~21_sumout  & (!\Add3~1_sumout  & (\Add3~5_sumout  & !\Add3~9_sumout ))) ) ) )

	.dataa(!\Add3~21_sumout ),
	.datab(!\Add3~1_sumout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Add3~9_sumout ),
	.datae(!\Add3~13_sumout ),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a231 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N52
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Add3~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout  = ( \camera|wren~q  & ( (!\Add0~5_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout  & (!\Add0~13_sumout  & !\Add0~9_sumout ))) ) )

	.dataa(!\Add0~5_sumout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\camera|wren~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1 .lut_mask = 64'h0000000020002000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout  = ( !\Add3~9_sumout  & ( !\Add3~21_sumout  & ( (!\Add3~13_sumout  & (!\Add3~1_sumout  & (!\Add3~17_sumout  & \Add3~5_sumout ))) ) ) )

	.dataa(!\Add3~13_sumout ),
	.datab(!\Add3~1_sumout ),
	.datac(!\Add3~17_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0 .lut_mask = 64'h0080000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a150 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout  = ( !\Add0~5_sumout  & ( \Add0~21_sumout  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout  & (\camera|wren~q  & (!\Add0~9_sumout  & !\Add0~13_sumout ))) ) 
// ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add0~9_sumout ),
	.datad(!\Add0~13_sumout ),
	.datae(!\Add0~5_sumout ),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout  = ( \Add3~21_sumout  & ( !\Add3~9_sumout  & ( (!\Add3~13_sumout  & (!\Add3~17_sumout  & (\Add3~5_sumout  & !\Add3~1_sumout ))) ) ) )

	.dataa(!\Add3~13_sumout ),
	.datab(!\Add3~17_sumout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Add3~1_sumout ),
	.datae(!\Add3~21_sumout ),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a222 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout  = ( \camera|wren~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (!\Add0~17_sumout  & (!\Add0~5_sumout  & (!\Add0~13_sumout  & \Add0~21_sumout ))) ) 
// ) )

	.dataa(!\Add0~17_sumout ),
	.datab(!\Add0~5_sumout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~21_sumout ),
	.datae(!\camera|wren~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout  = ( \Add3~9_sumout  & ( !\Add3~21_sumout  & ( (!\Add3~13_sumout  & (!\Add3~17_sumout  & (!\Add3~1_sumout  & \Add3~5_sumout ))) ) ) )

	.dataa(!\Add3~13_sumout ),
	.datab(!\Add3~17_sumout ),
	.datac(!\Add3~1_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a186 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout  = ( \Add0~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (\camera|wren~q  & (\Add0~17_sumout  & (!\Add0~5_sumout  & !\Add0~13_sumout ))) ) 
// ) )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~17_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~13_sumout ),
	.datae(!\Add0~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout  = ( !\Add3~17_sumout  & ( \Add3~21_sumout  & ( (!\Add3~1_sumout  & (\Add3~9_sumout  & (\Add3~5_sumout  & !\Add3~13_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~9_sumout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Add3~13_sumout ),
	.datae(!\Add3~17_sumout ),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a258 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & \buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .lut_mask = 64'h4747474700CC33FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout )) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .lut_mask = 64'h00334747CCFF4747;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N45
cyclonev_lcell_comb \vga_inst|ativo (
// Equation(s):
// \vga_inst|ativo~combout  = ( \vga_inst|y [4] & ( \vga_inst|LessThan1~0_combout  & ( \vga_inst|LessThan0~0_combout  ) ) ) # ( !\vga_inst|y [4] & ( \vga_inst|LessThan1~0_combout  & ( ((!\vga_inst|y [1] & (!\vga_inst|y [2] & !\vga_inst|y [3]))) # 
// (\vga_inst|LessThan0~0_combout ) ) ) ) # ( \vga_inst|y [4] & ( !\vga_inst|LessThan1~0_combout  & ( \vga_inst|LessThan0~0_combout  ) ) ) # ( !\vga_inst|y [4] & ( !\vga_inst|LessThan1~0_combout  & ( \vga_inst|LessThan0~0_combout  ) ) )

	.dataa(!\vga_inst|y [1]),
	.datab(!\vga_inst|LessThan0~0_combout ),
	.datac(!\vga_inst|y [2]),
	.datad(!\vga_inst|y [3]),
	.datae(!\vga_inst|y [4]),
	.dataf(!\vga_inst|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|ativo~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|ativo .extended_lut = "off";
defparam \vga_inst|ativo .lut_mask = 64'h33333333B3333333;
defparam \vga_inst|ativo .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout  = ( !\Add0~17_sumout  & ( !\Add0~1_sumout  & ( !\Add0~21_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(gnd),
	.datae(!\Add0~17_sumout ),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0 .lut_mask = 64'hF0F0000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout  = ( !\Add0~13_sumout  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout  & (\camera|wren~q  & (\Add0~5_sumout  & !\Add0~9_sumout ))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0 .lut_mask = 64'h0100010000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  = ( !\Add3~13_sumout  & ( \Add3~17_sumout  & ( (!\Add3~1_sumout  & (!\Add3~21_sumout  & (!\Add3~5_sumout  & !\Add3~9_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~21_sumout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Add3~9_sumout ),
	.datae(!\Add3~13_sumout ),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout  = ( \camera|wren~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (\Add0~5_sumout  & (!\Add0~13_sumout  & (\Add0~17_sumout  & !\Add0~21_sumout ))) ) 
// ) )

	.dataa(!\Add0~5_sumout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add0~17_sumout ),
	.datad(!\Add0~21_sumout ),
	.datae(!\camera|wren~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0 .lut_mask = 64'h0000000000000400;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N9
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout  = ( \Add3~17_sumout  & ( !\Add3~13_sumout  & ( (!\Add3~1_sumout  & (\Add3~21_sumout  & (\Add3~9_sumout  & !\Add3~5_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~21_sumout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~17_sumout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0 .lut_mask = 64'h0000020000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout  = ( \camera|wren~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (!\Add0~21_sumout  & (!\Add0~17_sumout  & (\Add0~5_sumout  & !\Add0~13_sumout ))) ) 
// ) )

	.dataa(!\Add0~21_sumout ),
	.datab(!\Add0~17_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~13_sumout ),
	.datae(!\camera|wren~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0 .lut_mask = 64'h0000000000000800;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout  = ( !\Add3~21_sumout  & ( \Add3~17_sumout  & ( (!\Add3~1_sumout  & (!\Add3~13_sumout  & (\Add3~9_sumout  & !\Add3~5_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~13_sumout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~21_sumout ),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout  = ( !\Add0~21_sumout  & ( \Add0~5_sumout  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout  & (\camera|wren~q  & (!\Add0~13_sumout  & !\Add0~9_sumout ))) ) 
// ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~9_sumout ),
	.datae(!\Add0~21_sumout ),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout  = ( !\Add3~13_sumout  & ( \Add3~21_sumout  & ( (!\Add3~1_sumout  & (\Add3~17_sumout  & (!\Add3~5_sumout  & !\Add3~9_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~17_sumout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Add3~9_sumout ),
	.datae(!\Add3~13_sumout ),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h20252A2F70757A7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout  = ( \Add0~17_sumout  & ( !\Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(gnd),
	.datae(!\Add0~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1 .lut_mask = 64'h0000F0F00000F0F0;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout  & ( \Add0~5_sumout  & ( (\camera|wren~q  & (\Add0~1_sumout  & (!\Add0~9_sumout  & !\Add0~13_sumout ))) ) ) 
// )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~1_sumout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\Add0~13_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout  = ( \Add3~21_sumout  & ( !\Add3~9_sumout  & ( (!\Add3~1_sumout  & (!\Add3~5_sumout  & (\Add3~17_sumout  & \Add3~13_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~5_sumout ),
	.datac(!\Add3~17_sumout ),
	.datad(!\Add3~13_sumout ),
	.datae(!\Add3~21_sumout ),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0 .lut_mask = 64'h0000000800000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout  = ( !\Add0~17_sumout  & ( !\Add0~21_sumout  ) )

	.dataa(!\Add0~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout  = ( \camera|wren~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout  & ( (\Add0~9_sumout  & (\Add0~1_sumout  & (!\Add0~13_sumout  & \Add0~5_sumout ))) ) ) )

	.dataa(!\Add0~9_sumout ),
	.datab(!\Add0~1_sumout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~5_sumout ),
	.datae(!\camera|wren~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0 .lut_mask = 64'h0000000000000010;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout  = ( \Add3~9_sumout  & ( !\Add3~21_sumout  & ( (!\Add3~1_sumout  & (!\Add3~5_sumout  & (\Add3~13_sumout  & \Add3~17_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~5_sumout ),
	.datac(!\Add3~13_sumout ),
	.datad(!\Add3~17_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0 .lut_mask = 64'h0000000800000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N3
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout  = ( \camera|wren~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout  & ( (\Add0~9_sumout  & (\Add0~1_sumout  & (\Add0~5_sumout  & !\Add0~13_sumout ))) ) ) )

	.dataa(!\Add0~9_sumout ),
	.datab(!\Add0~1_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~13_sumout ),
	.datae(!\camera|wren~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0 .lut_mask = 64'h0000000000000100;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout  = ( !\Add3~5_sumout  & ( \Add3~21_sumout  & ( (!\Add3~1_sumout  & (\Add3~9_sumout  & (\Add3~17_sumout  & \Add3~13_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~9_sumout ),
	.datac(!\Add3~17_sumout ),
	.datad(!\Add3~13_sumout ),
	.datae(!\Add3~5_sumout ),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a141 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout  = ( !\Add0~9_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout  & ( (\Add0~5_sumout  & (\camera|wren~q  & (!\Add0~13_sumout  & \Add0~1_sumout ))) ) ) 
// )

	.dataa(!\Add0~5_sumout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~1_sumout ),
	.datae(!\Add0~9_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N3
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout  = ( !\Add3~21_sumout  & ( \Add3~13_sumout  & ( (!\Add3~1_sumout  & (\Add3~17_sumout  & (!\Add3~9_sumout  & !\Add3~5_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~17_sumout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~21_sumout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & \buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout 
// )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout 
// ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & \buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .lut_mask = 64'h04340737C4F4C7F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout  = ( \camera|wren~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (!\Add0~13_sumout  & (\Add0~17_sumout  & (!\Add0~5_sumout  & !\Add0~21_sumout ))) ) 
// ) )

	.dataa(!\Add0~13_sumout ),
	.datab(!\Add0~17_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~21_sumout ),
	.datae(!\camera|wren~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0 .lut_mask = 64'h0000000000002000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout  = ( !\Add3~17_sumout  & ( \Add3~21_sumout  & ( (!\Add3~1_sumout  & (!\Add3~13_sumout  & (!\Add3~5_sumout  & \Add3~9_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~13_sumout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Add3~9_sumout ),
	.datae(!\Add3~17_sumout ),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0 .lut_mask = 64'h0000000000800000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  = ( !\Add0~17_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (\camera|wren~q  & (!\Add0~21_sumout  & (!\Add0~5_sumout  & !\Add0~13_sumout ))) 
// ) ) )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~21_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~13_sumout ),
	.datae(!\Add0~17_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1 .lut_mask = 64'h0000000040000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout  = ( \Add3~9_sumout  & ( !\Add3~21_sumout  & ( (!\Add3~1_sumout  & (!\Add3~13_sumout  & (!\Add3~5_sumout  & !\Add3~17_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~13_sumout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Add3~17_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout  = ( !\Add0~9_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout  & ( (\camera|wren~q  & (!\Add0~21_sumout  & (!\Add0~13_sumout  & !\Add0~5_sumout ))) ) 
// ) )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~21_sumout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~5_sumout ),
	.datae(!\Add0~9_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1 .lut_mask = 64'h0000000040000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout  = ( \Add3~21_sumout  & ( !\Add3~9_sumout  & ( (!\Add3~1_sumout  & (!\Add3~13_sumout  & (!\Add3~17_sumout  & !\Add3~5_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~13_sumout ),
	.datac(!\Add3~17_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~21_sumout ),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout  = ( !\Add0~5_sumout  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout  & (\camera|wren~q  & (!\Add0~13_sumout  & !\Add0~9_sumout ))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1 .lut_mask = 64'h1000100000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w[3] (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3] = ( !\Add3~9_sumout  & ( !\Add3~13_sumout  & ( (!\Add3~5_sumout  & (!\Add3~1_sumout  & (!\Add3~21_sumout  & !\Add3~17_sumout ))) ) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!\Add3~1_sumout ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Add3~17_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w[3] .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w[3] .lut_mask = 64'h8000000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout  = ( \camera|wren~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout  & ( (!\Add0~5_sumout  & (\Add0~1_sumout  & (!\Add0~13_sumout  & !\Add0~9_sumout ))) ) ) 
// )

	.dataa(!\Add0~5_sumout ),
	.datab(!\Add0~1_sumout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~9_sumout ),
	.datae(!\camera|wren~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0 .lut_mask = 64'h0000000000002000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout  = ( !\Add3~17_sumout  & ( \Add3~13_sumout  & ( (!\Add3~1_sumout  & (!\Add3~21_sumout  & (!\Add3~9_sumout  & !\Add3~5_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~21_sumout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~17_sumout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout  = ( \camera|wren~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout  & ( (!\Add0~17_sumout  & (!\Add0~5_sumout  & (!\Add0~13_sumout  & !\Add0~21_sumout ))) 
// ) ) )

	.dataa(!\Add0~17_sumout ),
	.datab(!\Add0~5_sumout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~21_sumout ),
	.datae(!\camera|wren~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1 .lut_mask = 64'h0000000000008000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout  = ( \Add3~9_sumout  & ( !\Add3~21_sumout  & ( (!\Add3~1_sumout  & (!\Add3~5_sumout  & (\Add3~13_sumout  & !\Add3~17_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~5_sumout ),
	.datac(!\Add3~13_sumout ),
	.datad(!\Add3~17_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout  = ( \camera|wren~q  & ( !\Add0~5_sumout  & ( (!\Add0~9_sumout  & (\Add0~1_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout  & !\Add0~13_sumout ))) ) ) 
// )

	.dataa(!\Add0~9_sumout ),
	.datab(!\Add0~1_sumout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.datad(!\Add0~13_sumout ),
	.datae(!\camera|wren~q ),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0 .lut_mask = 64'h0000020000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout  = ( \Add3~21_sumout  & ( !\Add3~9_sumout  & ( (!\Add3~1_sumout  & (!\Add3~5_sumout  & (!\Add3~17_sumout  & \Add3~13_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~5_sumout ),
	.datac(!\Add3~17_sumout ),
	.datad(!\Add3~13_sumout ),
	.datae(!\Add3~21_sumout ),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N3
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout  = ( !\Add0~21_sumout  & ( \Add0~17_sumout  & ( (\camera|wren~q  & (!\Add0~5_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout  & !\Add0~13_sumout ))) ) 
// ) )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~5_sumout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.datad(!\Add0~13_sumout ),
	.datae(!\Add0~21_sumout ),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout  = ( \Add3~13_sumout  & ( !\Add3~17_sumout  & ( (!\Add3~1_sumout  & (\Add3~21_sumout  & (!\Add3~5_sumout  & \Add3~9_sumout ))) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~21_sumout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Add3~9_sumout ),
	.datae(!\Add3~13_sumout ),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a132 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h404C707C434F737F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout )) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout  = ( !\Add0~17_sumout  & ( (\camera|wren~q  & !\Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\camera|wren~q ),
	.datac(!\Add0~21_sumout ),
	.datad(gnd),
	.datae(!\Add0~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0 .lut_mask = 64'h3030000030300000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout  = ( \Add0~5_sumout  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout  & (\Add0~13_sumout  & (!\Add0~9_sumout  & \Add0~1_sumout ))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0 .lut_mask = 64'h0000000000100010;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  = ( !\Add3~9_sumout  & ( \Add3~13_sumout  & ( (!\Add3~5_sumout  & (\Add3~17_sumout  & (!\Add3~21_sumout  & \Add3~1_sumout ))) ) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!\Add3~17_sumout ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Add3~1_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a321 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout  = ( \Add0~5_sumout  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout  & (\Add0~13_sumout  & (!\Add0~9_sumout  & !\Add0~1_sumout ))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0 .lut_mask = 64'h0000000010001000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout  = ( \Add3~1_sumout  & ( !\Add3~5_sumout  & ( (!\Add3~13_sumout  & (!\Add3~9_sumout  & (!\Add3~21_sumout  & \Add3~17_sumout ))) ) ) )

	.dataa(!\Add3~13_sumout ),
	.datab(!\Add3~9_sumout ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Add3~17_sumout ),
	.datae(!\Add3~1_sumout ),
	.dataf(!\Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a303 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout  = ( !\Add0~1_sumout  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout  & (\Add0~13_sumout  & (!\Add0~5_sumout  & !\Add0~9_sumout ))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0 .lut_mask = 64'h1000100000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout  = ( !\Add3~9_sumout  & ( !\Add3~13_sumout  & ( (!\Add3~5_sumout  & (\Add3~1_sumout  & (!\Add3~21_sumout  & !\Add3~17_sumout ))) ) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!\Add3~1_sumout ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Add3~17_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0 .lut_mask = 64'h2000000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a294 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout  = ( \Add0~1_sumout  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout  & (\Add0~13_sumout  & (!\Add0~5_sumout  & !\Add0~9_sumout ))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1 .lut_mask = 64'h0000000010001000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout  = ( \Add3~1_sumout  & ( !\Add3~5_sumout  & ( (\Add3~13_sumout  & (!\Add3~17_sumout  & (!\Add3~21_sumout  & !\Add3~9_sumout ))) ) ) )

	.dataa(!\Add3~13_sumout ),
	.datab(!\Add3~17_sumout ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Add3~9_sumout ),
	.datae(!\Add3~1_sumout ),
	.dataf(!\Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a312 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout  = ( !\Add0~17_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (\camera|wren~q  & (\Add0~5_sumout  & (\Add0~13_sumout  & !\Add0~21_sumout ))) ) 
// ) )

	.dataa(!\camera|wren~q ),
	.datab(!\Add0~5_sumout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~21_sumout ),
	.datae(!\Add0~17_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  = ( !\Add3~13_sumout  & ( \Add3~9_sumout  & ( (!\Add3~5_sumout  & (\Add3~17_sumout  & (\Add3~1_sumout  & !\Add3~21_sumout ))) ) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!\Add3~17_sumout ),
	.datac(!\Add3~1_sumout ),
	.datad(!\Add3~21_sumout ),
	.datae(!\Add3~13_sumout ),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N18
cyclonev_lcell_comb \camera|Add4~5 (
// Equation(s):
// \camera|Add4~5_sumout  = SUM(( \camera|y [6] ) + ( \camera|Mult0~24  ) + ( \camera|Add4~2  ))
// \camera|Add4~6  = CARRY(( \camera|y [6] ) + ( \camera|Mult0~24  ) + ( \camera|Add4~2  ))

	.dataa(gnd),
	.datab(!\camera|y [6]),
	.datac(!\camera|Mult0~24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~5_sumout ),
	.cout(\camera|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~5 .extended_lut = "off";
defparam \camera|Add4~5 .lut_mask = 64'h0000F0F000003333;
defparam \camera|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N20
dffeas \camera|rgb[16] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\camera|rgb[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [16]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[16] .is_wysiwyg = "true";
defparam \camera|rgb[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a339 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16],\camera|rgb [15]}),
	.portaaddr({\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,
\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a339_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N0
cyclonev_lcell_comb \vga_inst|VGA_R[5]~0 (
// Equation(s):
// \vga_inst|VGA_R[5]~0_combout  = ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[5]~0 .extended_lut = "off";
defparam \vga_inst|VGA_R[5]~0 .lut_mask = 64'h00000000F0F00000;
defparam \vga_inst|VGA_R[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout  = ( \camera|wren~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (\Add0~13_sumout  & (!\Add0~17_sumout  & (!\Add0~5_sumout  & !\Add0~21_sumout ))) ) 
// ) )

	.dataa(!\Add0~13_sumout ),
	.datab(!\Add0~17_sumout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add0~21_sumout ),
	.datae(!\camera|wren~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0 .lut_mask = 64'h0000000000004000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout  = ( \Add3~9_sumout  & ( !\Add3~17_sumout  & ( (!\Add3~5_sumout  & (\Add3~1_sumout  & (!\Add3~21_sumout  & !\Add3~13_sumout ))) ) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!\Add3~1_sumout ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Add3~13_sumout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a330 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [15]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N12
cyclonev_lcell_comb \vga_inst|VGA_R[5]~8 (
// Equation(s):
// \vga_inst|VGA_R[5]~8_combout  = ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\vga_inst|VGA_R[5]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a330~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))))) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\vga_inst|VGA_R[5]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a339~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a339~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\vga_inst|VGA_R[5]~0_combout ),
	.datag(!\buffer|memoria_rtl_0|auto_generated|ram_block1a330~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[5]~8 .extended_lut = "on";
defparam \vga_inst|VGA_R[5]~8 .lut_mask = 64'h0000000047444744;
defparam \vga_inst|VGA_R[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N48
cyclonev_lcell_comb \vga_inst|VGA_R[5]~1 (
// Equation(s):
// \vga_inst|VGA_R[5]~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout  & ( \vga_inst|VGA_R[5]~8_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout 
//  & ( \vga_inst|VGA_R[5]~8_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout  & ( !\vga_inst|VGA_R[5]~8_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & 
// (!\vga_inst|ativo~combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout  & 
// ( !\vga_inst|VGA_R[5]~8_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  & !\vga_inst|ativo~combout 
// ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ),
	.datad(!\vga_inst|ativo~combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ),
	.dataf(!\vga_inst|VGA_R[5]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[5]~1 .extended_lut = "off";
defparam \vga_inst|VGA_R[5]~1 .lut_mask = 64'h02008A00FF00FF00;
defparam \vga_inst|VGA_R[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a250 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a232 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a223 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a241 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a151 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a178 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a160 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a169 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .lut_mask = 64'h4403770344CF77CF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a205 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a214 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a187 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a196 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout 
// )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .lut_mask = 64'h0407C4C73437F4F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a286 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a268 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a259 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a277 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .lut_mask = 64'h0305F30503F5F3F5;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout  ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .lut_mask = 64'h333355550F0F00FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a331 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \vga_inst|VGA_R[6]~2 (
// Equation(s):
// \vga_inst|VGA_R[6]~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a331~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a340 ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a331~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a340  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a340 ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a331~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[6]~2 .extended_lut = "off";
defparam \vga_inst|VGA_R[6]~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \vga_inst|VGA_R[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a304 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a322 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a313 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a295 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout )))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .lut_mask = 64'h00473347CC47FF47;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N33
cyclonev_lcell_comb \vga_inst|VGA_R[6]~3 (
// Equation(s):
// \vga_inst|VGA_R[6]~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[5]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\vga_inst|VGA_R[6]~2_combout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\vga_inst|VGA_R[6]~2_combout  & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \vga_inst|VGA_R[5]~0_combout ))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\vga_inst|VGA_R[6]~2_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\vga_inst|VGA_R[5]~0_combout ),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[6]~3 .extended_lut = "off";
defparam \vga_inst|VGA_R[6]~3 .lut_mask = 64'h0010001000BA00BA;
defparam \vga_inst|VGA_R[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a133 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a142 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [16]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) 
// ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h222277770A5F0A5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .lut_mask = 64'h050503F3F5F503F3;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N30
cyclonev_lcell_comb \vga_inst|VGA_R[6]~4 (
// Equation(s):
// \vga_inst|VGA_R[6]~4_combout  = ( \vga_inst|VGA_R[6]~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( !\vga_inst|VGA_R[6]~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & (!\vga_inst|ativo~combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout )))) ) ) ) # ( \vga_inst|VGA_R[6]~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( 
// !\vga_inst|VGA_R[6]~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  & ( (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & !\vga_inst|ativo~combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\vga_inst|ativo~combout ),
	.datae(!\vga_inst|VGA_R[6]~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[6]~4 .extended_lut = "off";
defparam \vga_inst|VGA_R[6]~4 .lut_mask = 64'h1000FF00D000FF00;
defparam \vga_inst|VGA_R[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N21
cyclonev_lcell_comb \camera|Add4~9 (
// Equation(s):
// \camera|Add4~9_sumout  = SUM(( \camera|y [7] ) + ( \camera|Mult0~25  ) + ( \camera|Add4~6  ))

	.dataa(!\camera|y [7]),
	.datab(gnd),
	.datac(!\camera|Mult0~25 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~9 .extended_lut = "off";
defparam \camera|Add4~9 .lut_mask = 64'h0000F0F000005555;
defparam \camera|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N23
dffeas \camera|rgb[17] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\camera|rgb[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [17]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[17] .is_wysiwyg = "true";
defparam \camera|rgb[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a251 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a242 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a233 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a224 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2 .lut_mask = 64'h000F3355FF0F3355;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a197 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a215 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a206 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a188 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout 
// ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a260 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a278 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a269 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a287 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3 .lut_mask = 64'h22770A0A22775F5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a170 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a179 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a152 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a161 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0 .lut_mask = 64'h0503F50305F3F5F3;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout  & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout 
// )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a296 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a305 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a323 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a314 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout )))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0 .lut_mask = 64'h5300530F53F053FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N41
dffeas \camera|cb[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[0] .is_wysiwyg = "true";
defparam \camera|cb[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N39
cyclonev_lcell_comb \camera|cb~1 (
// Equation(s):
// \camera|cb~1_combout  = ( \camera|bit [0] & ( \camera|cb [0] ) ) # ( !\camera|bit [0] & ( (!\camera|bit [1] & (\GPIO_0[0]~input_o )) # (\camera|bit [1] & ((\camera|cb [0]))) ) )

	.dataa(!\camera|bit [1]),
	.datab(!\GPIO_0[0]~input_o ),
	.datac(gnd),
	.datad(!\camera|cb [0]),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~1 .extended_lut = "off";
defparam \camera|cb~1 .lut_mask = 64'h2277227700FF00FF;
defparam \camera|cb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N47
dffeas \camera|cb[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[1] .is_wysiwyg = "true";
defparam \camera|cb[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N45
cyclonev_lcell_comb \camera|cb~2 (
// Equation(s):
// \camera|cb~2_combout  = ( \camera|bit [1] & ( \camera|cb [1] ) ) # ( !\camera|bit [1] & ( (!\camera|bit [0] & (\GPIO_0[1]~input_o )) # (\camera|bit [0] & ((\camera|cb [1]))) ) )

	.dataa(!\GPIO_0[1]~input_o ),
	.datab(!\camera|bit [0]),
	.datac(gnd),
	.datad(!\camera|cb [1]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~2 .extended_lut = "off";
defparam \camera|cb~2 .lut_mask = 64'h4477447700FF00FF;
defparam \camera|cb~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \camera|cb[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[2] .is_wysiwyg = "true";
defparam \camera|cb[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N3
cyclonev_lcell_comb \camera|cb~3 (
// Equation(s):
// \camera|cb~3_combout  = ( \camera|bit [1] & ( \camera|cb [2] ) ) # ( !\camera|bit [1] & ( (!\camera|bit [0] & (\GPIO_0[2]~input_o )) # (\camera|bit [0] & ((\camera|cb [2]))) ) )

	.dataa(!\GPIO_0[2]~input_o ),
	.datab(!\camera|bit [0]),
	.datac(gnd),
	.datad(!\camera|cb [2]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~3 .extended_lut = "off";
defparam \camera|cb~3 .lut_mask = 64'h4477447700FF00FF;
defparam \camera|cb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N59
dffeas \camera|cb[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[3] .is_wysiwyg = "true";
defparam \camera|cb[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N57
cyclonev_lcell_comb \camera|cb~4 (
// Equation(s):
// \camera|cb~4_combout  = ( \camera|bit [0] & ( \camera|cb [3] ) ) # ( !\camera|bit [0] & ( (!\camera|bit [1] & (\GPIO_0[3]~input_o )) # (\camera|bit [1] & ((\camera|cb [3]))) ) )

	.dataa(!\camera|bit [1]),
	.datab(!\GPIO_0[3]~input_o ),
	.datac(gnd),
	.datad(!\camera|cb [3]),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~4 .extended_lut = "off";
defparam \camera|cb~4 .lut_mask = 64'h2277227700FF00FF;
defparam \camera|cb~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \camera|cb[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[4] .is_wysiwyg = "true";
defparam \camera|cb[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N15
cyclonev_lcell_comb \camera|cb~5 (
// Equation(s):
// \camera|cb~5_combout  = ( \camera|bit [1] & ( \camera|cb [4] ) ) # ( !\camera|bit [1] & ( (!\camera|bit [0] & (\GPIO_0[4]~input_o )) # (\camera|bit [0] & ((\camera|cb [4]))) ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\camera|bit [0]),
	.datac(gnd),
	.datad(!\camera|cb [4]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~5 .extended_lut = "off";
defparam \camera|cb~5 .lut_mask = 64'h4477447700FF00FF;
defparam \camera|cb~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N32
dffeas \camera|cb[5] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[5] .is_wysiwyg = "true";
defparam \camera|cb[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N30
cyclonev_lcell_comb \camera|cb~6 (
// Equation(s):
// \camera|cb~6_combout  = ( \camera|bit [1] & ( \camera|cb [5] ) ) # ( !\camera|bit [1] & ( (!\camera|bit [0] & (\GPIO_0[5]~input_o )) # (\camera|bit [0] & ((\camera|cb [5]))) ) )

	.dataa(!\GPIO_0[5]~input_o ),
	.datab(!\camera|bit [0]),
	.datac(gnd),
	.datad(!\camera|cb [5]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~6 .extended_lut = "off";
defparam \camera|cb~6 .lut_mask = 64'h4477447700FF00FF;
defparam \camera|cb~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N53
dffeas \camera|cb[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[6] .is_wysiwyg = "true";
defparam \camera|cb[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N51
cyclonev_lcell_comb \camera|cb~7 (
// Equation(s):
// \camera|cb~7_combout  = ( \camera|bit [1] & ( \camera|cb [6] ) ) # ( !\camera|bit [1] & ( (!\camera|bit [0] & (\GPIO_0[6]~input_o )) # (\camera|bit [0] & ((\camera|cb [6]))) ) )

	.dataa(!\GPIO_0[6]~input_o ),
	.datab(!\camera|bit [0]),
	.datac(gnd),
	.datad(!\camera|cb [6]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~7 .extended_lut = "off";
defparam \camera|cb~7 .lut_mask = 64'h4477447700FF00FF;
defparam \camera|cb~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \camera|cb[7] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|cb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[7] .is_wysiwyg = "true";
defparam \camera|cb[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N9
cyclonev_lcell_comb \camera|cb~8 (
// Equation(s):
// \camera|cb~8_combout  = ( \camera|bit [1] & ( \camera|cb [7] ) ) # ( !\camera|bit [1] & ( (!\camera|bit [0] & (\GPIO_0[7]~input_o )) # (\camera|bit [0] & ((\camera|cb [7]))) ) )

	.dataa(!\GPIO_0[7]~input_o ),
	.datab(!\camera|bit [0]),
	.datac(gnd),
	.datad(!\camera|cb [7]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~8 .extended_lut = "off";
defparam \camera|cb~8 .lut_mask = 64'h4477447700FF00FF;
defparam \camera|cb~8 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y18_N0
cyclonev_mac \camera|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\camera|cb~8_combout ,\camera|cb~7_combout ,\camera|cb~6_combout ,\camera|cb~5_combout ,\camera|cb~4_combout ,\camera|cb~3_combout ,\camera|cb~2_combout ,\camera|cb~1_combout }),
	.ay({vcc,gnd,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\camera|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \camera|Mult1~8 .accumulate_clock = "none";
defparam \camera|Mult1~8 .ax_clock = "none";
defparam \camera|Mult1~8 .ax_width = 8;
defparam \camera|Mult1~8 .ay_scan_in_clock = "none";
defparam \camera|Mult1~8 .ay_scan_in_width = 9;
defparam \camera|Mult1~8 .ay_use_scan_in = "false";
defparam \camera|Mult1~8 .az_clock = "none";
defparam \camera|Mult1~8 .bx_clock = "none";
defparam \camera|Mult1~8 .by_clock = "none";
defparam \camera|Mult1~8 .by_use_scan_in = "false";
defparam \camera|Mult1~8 .bz_clock = "none";
defparam \camera|Mult1~8 .coef_a_0 = 0;
defparam \camera|Mult1~8 .coef_a_1 = 0;
defparam \camera|Mult1~8 .coef_a_2 = 0;
defparam \camera|Mult1~8 .coef_a_3 = 0;
defparam \camera|Mult1~8 .coef_a_4 = 0;
defparam \camera|Mult1~8 .coef_a_5 = 0;
defparam \camera|Mult1~8 .coef_a_6 = 0;
defparam \camera|Mult1~8 .coef_a_7 = 0;
defparam \camera|Mult1~8 .coef_b_0 = 0;
defparam \camera|Mult1~8 .coef_b_1 = 0;
defparam \camera|Mult1~8 .coef_b_2 = 0;
defparam \camera|Mult1~8 .coef_b_3 = 0;
defparam \camera|Mult1~8 .coef_b_4 = 0;
defparam \camera|Mult1~8 .coef_b_5 = 0;
defparam \camera|Mult1~8 .coef_b_6 = 0;
defparam \camera|Mult1~8 .coef_b_7 = 0;
defparam \camera|Mult1~8 .coef_sel_a_clock = "none";
defparam \camera|Mult1~8 .coef_sel_b_clock = "none";
defparam \camera|Mult1~8 .delay_scan_out_ay = "false";
defparam \camera|Mult1~8 .delay_scan_out_by = "false";
defparam \camera|Mult1~8 .enable_double_accum = "false";
defparam \camera|Mult1~8 .load_const_clock = "none";
defparam \camera|Mult1~8 .load_const_value = 0;
defparam \camera|Mult1~8 .mode_sub_location = 0;
defparam \camera|Mult1~8 .negate_clock = "none";
defparam \camera|Mult1~8 .operand_source_max = "input";
defparam \camera|Mult1~8 .operand_source_may = "input";
defparam \camera|Mult1~8 .operand_source_mbx = "input";
defparam \camera|Mult1~8 .operand_source_mby = "input";
defparam \camera|Mult1~8 .operation_mode = "m18x18_full";
defparam \camera|Mult1~8 .output_clock = "none";
defparam \camera|Mult1~8 .preadder_subtract_a = "false";
defparam \camera|Mult1~8 .preadder_subtract_b = "false";
defparam \camera|Mult1~8 .result_a_width = 64;
defparam \camera|Mult1~8 .signed_max = "false";
defparam \camera|Mult1~8 .signed_may = "false";
defparam \camera|Mult1~8 .signed_mbx = "false";
defparam \camera|Mult1~8 .signed_mby = "false";
defparam \camera|Mult1~8 .sub_clock = "none";
defparam \camera|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N0
cyclonev_lcell_comb \camera|Add5~1 (
// Equation(s):
// \camera|Add5~1_sumout  = SUM(( !\camera|Mult1~9  ) + ( !\camera|Mult1~8_resulta  ) + ( !VCC ))
// \camera|Add5~2  = CARRY(( !\camera|Mult1~9  ) + ( !\camera|Mult1~8_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Mult1~8_resulta ),
	.datad(!\camera|Mult1~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~1_sumout ),
	.cout(\camera|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~1 .extended_lut = "off";
defparam \camera|Add5~1 .lut_mask = 64'h00000F0F0000FF00;
defparam \camera|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N3
cyclonev_lcell_comb \camera|Add5~5 (
// Equation(s):
// \camera|Add5~5_sumout  = SUM(( !\camera|Mult1~10  ) + ( GND ) + ( \camera|Add5~2  ))
// \camera|Add5~6  = CARRY(( !\camera|Mult1~10  ) + ( GND ) + ( \camera|Add5~2  ))

	.dataa(!\camera|Mult1~10 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~5_sumout ),
	.cout(\camera|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~5 .extended_lut = "off";
defparam \camera|Add5~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \camera|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N6
cyclonev_lcell_comb \camera|Add5~9 (
// Equation(s):
// \camera|Add5~9_sumout  = SUM(( !\camera|Mult1~11  ) + ( GND ) + ( \camera|Add5~6  ))
// \camera|Add5~10  = CARRY(( !\camera|Mult1~11  ) + ( GND ) + ( \camera|Add5~6  ))

	.dataa(gnd),
	.datab(!\camera|Mult1~11 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~9_sumout ),
	.cout(\camera|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~9 .extended_lut = "off";
defparam \camera|Add5~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \camera|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N9
cyclonev_lcell_comb \camera|Add5~13 (
// Equation(s):
// \camera|Add5~13_sumout  = SUM(( !\camera|Mult1~12  ) + ( GND ) + ( \camera|Add5~10  ))
// \camera|Add5~14  = CARRY(( !\camera|Mult1~12  ) + ( GND ) + ( \camera|Add5~10  ))

	.dataa(!\camera|Mult1~12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~13_sumout ),
	.cout(\camera|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~13 .extended_lut = "off";
defparam \camera|Add5~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \camera|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N12
cyclonev_lcell_comb \camera|Add5~17 (
// Equation(s):
// \camera|Add5~17_sumout  = SUM(( !\camera|Mult1~13  ) + ( GND ) + ( \camera|Add5~14  ))
// \camera|Add5~18  = CARRY(( !\camera|Mult1~13  ) + ( GND ) + ( \camera|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Mult1~13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~17_sumout ),
	.cout(\camera|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~17 .extended_lut = "off";
defparam \camera|Add5~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \camera|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N15
cyclonev_lcell_comb \camera|Add5~21 (
// Equation(s):
// \camera|Add5~21_sumout  = SUM(( !\camera|Mult1~14  ) + ( GND ) + ( \camera|Add5~18  ))
// \camera|Add5~22  = CARRY(( !\camera|Mult1~14  ) + ( GND ) + ( \camera|Add5~18  ))

	.dataa(!\camera|Mult1~14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~21_sumout ),
	.cout(\camera|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~21 .extended_lut = "off";
defparam \camera|Add5~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \camera|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N18
cyclonev_lcell_comb \camera|Add5~25 (
// Equation(s):
// \camera|Add5~25_sumout  = SUM(( !\camera|Mult1~15  ) + ( GND ) + ( \camera|Add5~22  ))
// \camera|Add5~26  = CARRY(( !\camera|Mult1~15  ) + ( GND ) + ( \camera|Add5~22  ))

	.dataa(gnd),
	.datab(!\camera|Mult1~15 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~25_sumout ),
	.cout(\camera|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~25 .extended_lut = "off";
defparam \camera|Add5~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \camera|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N21
cyclonev_lcell_comb \camera|Add5~29 (
// Equation(s):
// \camera|Add5~29_sumout  = SUM(( !\camera|Mult1~16  ) + ( GND ) + ( \camera|Add5~26  ))
// \camera|Add5~30  = CARRY(( !\camera|Mult1~16  ) + ( GND ) + ( \camera|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Mult1~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~29_sumout ),
	.cout(\camera|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~29 .extended_lut = "off";
defparam \camera|Add5~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \camera|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N24
cyclonev_lcell_comb \camera|Add5~33 (
// Equation(s):
// \camera|Add5~33_sumout  = SUM(( !\camera|Mult1~17  ) + ( GND ) + ( \camera|Add5~30  ))
// \camera|Add5~34  = CARRY(( !\camera|Mult1~17  ) + ( GND ) + ( \camera|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Mult1~17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~33_sumout ),
	.cout(\camera|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~33 .extended_lut = "off";
defparam \camera|Add5~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \camera|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N27
cyclonev_lcell_comb \camera|Add5~37 (
// Equation(s):
// \camera|Add5~37_sumout  = SUM(( \camera|y [0] ) + ( !\camera|Mult1~18  ) + ( \camera|Add5~34  ))
// \camera|Add5~38  = CARRY(( \camera|y [0] ) + ( !\camera|Mult1~18  ) + ( \camera|Add5~34  ))

	.dataa(!\camera|y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Mult1~18 ),
	.datag(gnd),
	.cin(\camera|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~37_sumout ),
	.cout(\camera|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~37 .extended_lut = "off";
defparam \camera|Add5~37 .lut_mask = 64'h000000FF00005555;
defparam \camera|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N30
cyclonev_lcell_comb \camera|Add5~41 (
// Equation(s):
// \camera|Add5~41_sumout  = SUM(( !\camera|Mult1~19  ) + ( \camera|y [1] ) + ( \camera|Add5~38  ))
// \camera|Add5~42  = CARRY(( !\camera|Mult1~19  ) + ( \camera|y [1] ) + ( \camera|Add5~38  ))

	.dataa(!\camera|y [1]),
	.datab(gnd),
	.datac(!\camera|Mult1~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~41_sumout ),
	.cout(\camera|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~41 .extended_lut = "off";
defparam \camera|Add5~41 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \camera|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N33
cyclonev_lcell_comb \camera|Add5~45 (
// Equation(s):
// \camera|Add5~45_sumout  = SUM(( !\camera|Mult1~20  ) + ( \camera|y [2] ) + ( \camera|Add5~42  ))
// \camera|Add5~46  = CARRY(( !\camera|Mult1~20  ) + ( \camera|y [2] ) + ( \camera|Add5~42  ))

	.dataa(gnd),
	.datab(!\camera|y [2]),
	.datac(!\camera|Mult1~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~45_sumout ),
	.cout(\camera|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~45 .extended_lut = "off";
defparam \camera|Add5~45 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \camera|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N36
cyclonev_lcell_comb \camera|Add5~49 (
// Equation(s):
// \camera|Add5~49_sumout  = SUM(( !\camera|Mult1~21  ) + ( \camera|y [3] ) + ( \camera|Add5~46  ))
// \camera|Add5~50  = CARRY(( !\camera|Mult1~21  ) + ( \camera|y [3] ) + ( \camera|Add5~46  ))

	.dataa(!\camera|y [3]),
	.datab(gnd),
	.datac(!\camera|Mult1~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~49_sumout ),
	.cout(\camera|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~49 .extended_lut = "off";
defparam \camera|Add5~49 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \camera|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N39
cyclonev_lcell_comb \camera|Add5~53 (
// Equation(s):
// \camera|Add5~53_sumout  = SUM(( !\camera|Mult1~22  ) + ( \camera|y [4] ) + ( \camera|Add5~50  ))
// \camera|Add5~54  = CARRY(( !\camera|Mult1~22  ) + ( \camera|y [4] ) + ( \camera|Add5~50  ))

	.dataa(gnd),
	.datab(!\camera|y [4]),
	.datac(!\camera|Mult1~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~53_sumout ),
	.cout(\camera|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~53 .extended_lut = "off";
defparam \camera|Add5~53 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \camera|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N42
cyclonev_lcell_comb \camera|Add5~57 (
// Equation(s):
// \camera|Add5~57_sumout  = SUM(( !\camera|Mult1~23  ) + ( \camera|y [5] ) + ( \camera|Add5~54  ))
// \camera|Add5~58  = CARRY(( !\camera|Mult1~23  ) + ( \camera|y [5] ) + ( \camera|Add5~54  ))

	.dataa(!\camera|y [5]),
	.datab(gnd),
	.datac(!\camera|Mult1~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~57_sumout ),
	.cout(\camera|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~57 .extended_lut = "off";
defparam \camera|Add5~57 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \camera|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N45
cyclonev_lcell_comb \camera|Add5~61 (
// Equation(s):
// \camera|Add5~61_sumout  = SUM(( !\camera|Mult1~24  ) + ( \camera|y [6] ) + ( \camera|Add5~58  ))
// \camera|Add5~62  = CARRY(( !\camera|Mult1~24  ) + ( \camera|y [6] ) + ( \camera|Add5~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Mult1~24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|y [6]),
	.datag(gnd),
	.cin(\camera|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~61_sumout ),
	.cout(\camera|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~61 .extended_lut = "off";
defparam \camera|Add5~61 .lut_mask = 64'h0000FF000000F0F0;
defparam \camera|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N48
cyclonev_lcell_comb \camera|Add5~65 (
// Equation(s):
// \camera|Add5~65_sumout  = SUM(( VCC ) + ( \camera|y [7] ) + ( \camera|Add5~62  ))
// \camera|Add5~66  = CARRY(( VCC ) + ( \camera|y [7] ) + ( \camera|Add5~62  ))

	.dataa(gnd),
	.datab(!\camera|y [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~65_sumout ),
	.cout(\camera|Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~65 .extended_lut = "off";
defparam \camera|Add5~65 .lut_mask = 64'h0000CCCC0000FFFF;
defparam \camera|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N51
cyclonev_lcell_comb \camera|Add5~69 (
// Equation(s):
// \camera|Add5~69_sumout  = SUM(( VCC ) + ( \camera|y [8] ) + ( \camera|Add5~66  ))
// \camera|Add5~70  = CARRY(( VCC ) + ( \camera|y [8] ) + ( \camera|Add5~66  ))

	.dataa(!\camera|y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~69_sumout ),
	.cout(\camera|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~69 .extended_lut = "off";
defparam \camera|Add5~69 .lut_mask = 64'h0000AAAA0000FFFF;
defparam \camera|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N54
cyclonev_lcell_comb \camera|Add5~73 (
// Equation(s):
// \camera|Add5~73_sumout  = SUM(( VCC ) + ( \camera|y [9] ) + ( \camera|Add5~70  ))
// \camera|Add5~74  = CARRY(( VCC ) + ( \camera|y [9] ) + ( \camera|Add5~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~73_sumout ),
	.cout(\camera|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~73 .extended_lut = "off";
defparam \camera|Add5~73 .lut_mask = 64'h0000F0F00000FFFF;
defparam \camera|Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N57
cyclonev_lcell_comb \camera|Add5~77 (
// Equation(s):
// \camera|Add5~77_sumout  = SUM(( VCC ) + ( GND ) + ( \camera|Add5~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add5~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~77 .extended_lut = "off";
defparam \camera|Add5~77 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \camera|Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y22_N0
cyclonev_mac \camera|Mult2~mac (
	.sub(vcc),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\camera|cr~7_combout ,\camera|cr~6_combout ,\camera|cr~5_combout ,\camera|cr~4_combout ,\camera|cr~3_combout ,\camera|cr~2_combout ,\camera|cr~1_combout ,\camera|cr~0_combout }),
	.ay({vcc,gnd,vcc,vcc,gnd,vcc,vcc,gnd,vcc,vcc}),
	.az(26'b00000000000000000000000000),
	.bx({\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,
\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~77_sumout ,\camera|Add5~73_sumout ,\camera|Add5~69_sumout }),
	.by({\camera|Add5~65_sumout ,\camera|Add5~61_sumout ,\camera|Add5~57_sumout ,\camera|Add5~53_sumout ,\camera|Add5~49_sumout ,\camera|Add5~45_sumout ,\camera|Add5~41_sumout ,\camera|Add5~37_sumout ,\camera|Add5~33_sumout ,\camera|Add5~29_sumout ,\camera|Add5~25_sumout ,
\camera|Add5~21_sumout ,\camera|Add5~17_sumout ,\camera|Add5~13_sumout ,\camera|Add5~9_sumout ,\camera|Add5~5_sumout ,\camera|Add5~1_sumout ,\camera|Mult1~8_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\camera|Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \camera|Mult2~mac .accumulate_clock = "none";
defparam \camera|Mult2~mac .ax_clock = "none";
defparam \camera|Mult2~mac .ax_width = 8;
defparam \camera|Mult2~mac .ay_scan_in_clock = "none";
defparam \camera|Mult2~mac .ay_scan_in_width = 10;
defparam \camera|Mult2~mac .ay_use_scan_in = "false";
defparam \camera|Mult2~mac .az_clock = "none";
defparam \camera|Mult2~mac .bx_clock = "none";
defparam \camera|Mult2~mac .bx_width = 18;
defparam \camera|Mult2~mac .by_clock = "none";
defparam \camera|Mult2~mac .by_use_scan_in = "false";
defparam \camera|Mult2~mac .by_width = 18;
defparam \camera|Mult2~mac .bz_clock = "none";
defparam \camera|Mult2~mac .coef_a_0 = 0;
defparam \camera|Mult2~mac .coef_a_1 = 0;
defparam \camera|Mult2~mac .coef_a_2 = 0;
defparam \camera|Mult2~mac .coef_a_3 = 0;
defparam \camera|Mult2~mac .coef_a_4 = 0;
defparam \camera|Mult2~mac .coef_a_5 = 0;
defparam \camera|Mult2~mac .coef_a_6 = 0;
defparam \camera|Mult2~mac .coef_a_7 = 0;
defparam \camera|Mult2~mac .coef_b_0 = 0;
defparam \camera|Mult2~mac .coef_b_1 = 0;
defparam \camera|Mult2~mac .coef_b_2 = 0;
defparam \camera|Mult2~mac .coef_b_3 = 0;
defparam \camera|Mult2~mac .coef_b_4 = 0;
defparam \camera|Mult2~mac .coef_b_5 = 0;
defparam \camera|Mult2~mac .coef_b_6 = 0;
defparam \camera|Mult2~mac .coef_b_7 = 0;
defparam \camera|Mult2~mac .coef_sel_a_clock = "none";
defparam \camera|Mult2~mac .coef_sel_b_clock = "none";
defparam \camera|Mult2~mac .delay_scan_out_ay = "false";
defparam \camera|Mult2~mac .delay_scan_out_by = "false";
defparam \camera|Mult2~mac .enable_double_accum = "false";
defparam \camera|Mult2~mac .load_const_clock = "none";
defparam \camera|Mult2~mac .load_const_value = 0;
defparam \camera|Mult2~mac .mode_sub_location = 0;
defparam \camera|Mult2~mac .negate_clock = "none";
defparam \camera|Mult2~mac .operand_source_max = "input";
defparam \camera|Mult2~mac .operand_source_may = "input";
defparam \camera|Mult2~mac .operand_source_mbx = "input";
defparam \camera|Mult2~mac .operand_source_mby = "input";
defparam \camera|Mult2~mac .operation_mode = "m18x18_plus36";
defparam \camera|Mult2~mac .output_clock = "none";
defparam \camera|Mult2~mac .preadder_subtract_a = "false";
defparam \camera|Mult2~mac .preadder_subtract_b = "false";
defparam \camera|Mult2~mac .result_a_width = 64;
defparam \camera|Mult2~mac .signed_max = "false";
defparam \camera|Mult2~mac .signed_may = "false";
defparam \camera|Mult2~mac .signed_mbx = "true";
defparam \camera|Mult2~mac .signed_mby = "false";
defparam \camera|Mult2~mac .sub_clock = "none";
defparam \camera|Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N27
cyclonev_lcell_comb \camera|rgb[12]~feeder (
// Equation(s):
// \camera|rgb[12]~feeder_combout  = ( \camera|Mult2~323  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Mult2~323 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|rgb[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|rgb[12]~feeder .extended_lut = "off";
defparam \camera|rgb[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \camera|rgb[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \camera|rgb[12] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|rgb[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\camera|rgb[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[12] .is_wysiwyg = "true";
defparam \camera|rgb[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a336 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17],\camera|rgb [12]}),
	.portaaddr({\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,
\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a332 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \vga_inst|VGA_R[7]~5 (
// Equation(s):
// \vga_inst|VGA_R[7]~5_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a341  ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout  ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a341  ) ) )

	.dataa(gnd),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a341 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[7]~5 .extended_lut = "off";
defparam \vga_inst|VGA_R[7]~5 .lut_mask = 64'h00003333FFFF3333;
defparam \vga_inst|VGA_R[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \vga_inst|VGA_R[7]~6 (
// Equation(s):
// \vga_inst|VGA_R[7]~6_combout  = ( \vga_inst|VGA_R[7]~5_combout  & ( (\vga_inst|VGA_R[5]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout ))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) # ( !\vga_inst|VGA_R[7]~5_combout  & ( (\vga_inst|VGA_R[5]~0_combout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout )) ) )

	.dataa(!\vga_inst|VGA_R[5]~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|VGA_R[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[7]~6 .extended_lut = "off";
defparam \vga_inst|VGA_R[7]~6 .lut_mask = 64'h0044004410541054;
defparam \vga_inst|VGA_R[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a143 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout )))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .lut_mask = 64'h30503F50305F3F5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a134 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout )))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [17]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout ) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N36
cyclonev_lcell_comb \vga_inst|VGA_R[7]~7 (
// Equation(s):
// \vga_inst|VGA_R[7]~7_combout  = ( !\vga_inst|ativo~combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( \vga_inst|VGA_R[7]~6_combout  ) ) ) # ( !\vga_inst|ativo~combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout ))) # (\vga_inst|VGA_R[7]~6_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout ),
	.datab(!\vga_inst|VGA_R[7]~6_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\vga_inst|ativo~combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[7]~7 .extended_lut = "off";
defparam \vga_inst|VGA_R[7]~7 .lut_mask = 64'h3F77000033330000;
defparam \vga_inst|VGA_R[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a210 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a201 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a192 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a183 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout )))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a174 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a147 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a156 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a165 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a219 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a228 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a246 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a237 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .lut_mask = 64'h202A252F707A757F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a273 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a255 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a264 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a282 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N3
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .lut_mask = 64'h3535353500F00FFF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout )) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a138 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) 
// ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .lut_mask = 64'h00CC33FF47474747;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout )) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .lut_mask = 64'h0F330F330055FF55;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a327 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N57
cyclonev_lcell_comb \vga_inst|VGA_G[5]~0 (
// Equation(s):
// \vga_inst|VGA_G[5]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a336~portbdataout  ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout  ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a336~portbdataout  ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a336~portbdataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_G[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_G[5]~0 .extended_lut = "off";
defparam \vga_inst|VGA_G[5]~0 .lut_mask = 64'h00005555FFFF5555;
defparam \vga_inst|VGA_G[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a318 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a309 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a291 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a300 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [12]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .lut_mask = 64'h0035F0350F35FF35;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N57
cyclonev_lcell_comb \vga_inst|VGA_G[5]~1 (
// Equation(s):
// \vga_inst|VGA_G[5]~1_combout  = ( \vga_inst|VGA_R[5]~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\vga_inst|VGA_G[5]~0_combout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( \vga_inst|VGA_R[5]~0_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_G[5]~0_combout  & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) ) )

	.dataa(!\vga_inst|VGA_G[5]~0_combout ),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\vga_inst|VGA_R[5]~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_G[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_G[5]~1 .extended_lut = "off";
defparam \vga_inst|VGA_G[5]~1 .lut_mask = 64'h000000500000FF50;
defparam \vga_inst|VGA_G[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N12
cyclonev_lcell_comb \vga_inst|VGA_G[5]~2 (
// Equation(s):
// \vga_inst|VGA_G[5]~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( (\vga_inst|VGA_G[5]~1_combout  & !\vga_inst|ativo~combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( (\vga_inst|VGA_G[5]~1_combout  & !\vga_inst|ativo~combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( (!\vga_inst|ativo~combout  & ((\vga_inst|VGA_G[5]~1_combout ) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( (!\vga_inst|ativo~combout  & ((\vga_inst|VGA_G[5]~1_combout ) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ),
	.datac(!\vga_inst|VGA_G[5]~1_combout ),
	.datad(!\vga_inst|ativo~combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_G[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_G[5]~2 .extended_lut = "off";
defparam \vga_inst|VGA_G[5]~2 .lut_mask = 64'h3F005F000F000F00;
defparam \vga_inst|VGA_G[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \camera|rgb[13]~feeder (
// Equation(s):
// \camera|rgb[13]~feeder_combout  = ( \camera|Mult2~324  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Mult2~324 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|rgb[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|rgb[13]~feeder .extended_lut = "off";
defparam \camera|rgb[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \camera|rgb[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N56
dffeas \camera|rgb[13] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|rgb[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\camera|rgb[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[13] .is_wysiwyg = "true";
defparam \camera|rgb[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a220 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a229 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a247 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a238 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .lut_mask = 64'h407043734C7C4F7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a202 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a184 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a211 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a193 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y31_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout )) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .lut_mask = 64'h3535000F3535F0FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a148 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a157 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a175 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a166 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a256 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a283 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a274 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a265 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .lut_mask = 64'h550F0033550FFF33;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout  & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N57
cyclonev_lcell_comb \camera|rgb[14]~feeder (
// Equation(s):
// \camera|rgb[14]~feeder_combout  = ( \camera|Mult2~325  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Mult2~325 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|rgb[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|rgb[14]~feeder .extended_lut = "off";
defparam \camera|rgb[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \camera|rgb[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N59
dffeas \camera|rgb[14] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|rgb[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\camera|rgb[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[14] .is_wysiwyg = "true";
defparam \camera|rgb[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a337 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14],\camera|rgb [13]}),
	.portaaddr({\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,
\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a328 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \vga_inst|VGA_G[6]~3 (
// Equation(s):
// \vga_inst|VGA_G[6]~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a328~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a337~portbdataout ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a328~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a337~portbdataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a337~portbdataout ),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a328~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_G[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_G[6]~3 .extended_lut = "off";
defparam \vga_inst|VGA_G[6]~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga_inst|VGA_G[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a319 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a301 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a310 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a292 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N51
cyclonev_lcell_comb \vga_inst|VGA_G[6]~4 (
// Equation(s):
// \vga_inst|VGA_G[6]~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[5]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\vga_inst|VGA_G[6]~3_combout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_G[6]~3_combout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\vga_inst|VGA_R[5]~0_combout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) )

	.dataa(!\vga_inst|VGA_G[6]~3_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\vga_inst|VGA_R[5]~0_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_G[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_G[6]~4 .extended_lut = "off";
defparam \vga_inst|VGA_G[6]~4 .lut_mask = 64'h000400040F040F04;
defparam \vga_inst|VGA_G[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a130 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h407043734C7C4F7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) 
// ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a139 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [13]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout 
// ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N36
cyclonev_lcell_comb \vga_inst|VGA_G[6]~5 (
// Equation(s):
// \vga_inst|VGA_G[6]~5_combout  = ( \vga_inst|VGA_G[6]~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( !\vga_inst|VGA_G[6]~4_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & (!\vga_inst|ativo~combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout )))) ) ) ) # ( \vga_inst|VGA_G[6]~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( 
// !\vga_inst|VGA_G[6]~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout  & !\vga_inst|ativo~combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ),
	.datad(!\vga_inst|ativo~combout ),
	.datae(!\vga_inst|VGA_G[6]~4_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_G[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_G[6]~5 .extended_lut = "off";
defparam \vga_inst|VGA_G[6]~5 .lut_mask = 64'h0200FF008A00FF00;
defparam \vga_inst|VGA_G[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a230 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a248 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a221 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a239 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .lut_mask = 64'h0503F50305F3F5F3;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a212 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a185 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a203 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a194 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .lut_mask = 64'h330F0055330FFF55;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a275 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a284 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a257 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a266 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .lut_mask = 64'h0027AA275527FF27;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a149 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a176 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a158 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a167 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .lut_mask = 64'h444403CF777703CF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .lut_mask = 64'h0055FF55330F330F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a329 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N6
cyclonev_lcell_comb \vga_inst|VGA_G[7]~6 (
// Equation(s):
// \vga_inst|VGA_G[7]~6_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a338  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a329~portbdataout ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a338  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a329~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a329~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a338 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_G[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_G[7]~6 .extended_lut = "off";
defparam \vga_inst|VGA_G[7]~6 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \vga_inst|VGA_G[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a293 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a302 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a320 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a311 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .lut_mask = 64'h5353000F5353F0FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N9
cyclonev_lcell_comb \vga_inst|VGA_G[7]~7 (
// Equation(s):
// \vga_inst|VGA_G[7]~7_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[5]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \vga_inst|VGA_G[7]~6_combout )))) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\vga_inst|VGA_G[7]~6_combout  & \vga_inst|VGA_R[5]~0_combout ))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\vga_inst|VGA_G[7]~6_combout ),
	.datad(!\vga_inst|VGA_R[5]~0_combout ),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_G[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_G[7]~7 .extended_lut = "off";
defparam \vga_inst|VGA_G[7]~7 .lut_mask = 64'h0004000400AE00AE;
defparam \vga_inst|VGA_G[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a140 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a131 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout  ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [14]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h030305F5F3F305F5;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .lut_mask = 64'h00FF0F0F55553333;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N42
cyclonev_lcell_comb \vga_inst|VGA_G[7]~8 (
// Equation(s):
// \vga_inst|VGA_G[7]~8_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( (\vga_inst|VGA_G[7]~7_combout  & !\vga_inst|ativo~combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( (\vga_inst|VGA_G[7]~7_combout  & !\vga_inst|ativo~combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( (!\vga_inst|ativo~combout  & ((\vga_inst|VGA_G[7]~7_combout ) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( (!\vga_inst|ativo~combout  & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ) # 
// (\vga_inst|VGA_G[7]~7_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ),
	.datab(!\vga_inst|VGA_G[7]~7_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ),
	.datad(!\vga_inst|ativo~combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_G[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_G[7]~8 .extended_lut = "off";
defparam \vga_inst|VGA_G[7]~8 .lut_mask = 64'h3F00770033003300;
defparam \vga_inst|VGA_G[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y16_N0
cyclonev_mac \camera|Mult3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\camera|cb~8_combout ,\camera|cb~7_combout ,\camera|cb~6_combout ,\camera|cb~5_combout ,\camera|cb~4_combout ,\camera|cb~3_combout ,\camera|cb~2_combout ,\camera|cb~1_combout }),
	.ay({vcc,vcc,vcc,gnd,gnd,gnd,vcc,gnd,vcc,vcc,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\camera|Mult3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \camera|Mult3~8 .accumulate_clock = "none";
defparam \camera|Mult3~8 .ax_clock = "none";
defparam \camera|Mult3~8 .ax_width = 8;
defparam \camera|Mult3~8 .ay_scan_in_clock = "none";
defparam \camera|Mult3~8 .ay_scan_in_width = 11;
defparam \camera|Mult3~8 .ay_use_scan_in = "false";
defparam \camera|Mult3~8 .az_clock = "none";
defparam \camera|Mult3~8 .bx_clock = "none";
defparam \camera|Mult3~8 .by_clock = "none";
defparam \camera|Mult3~8 .by_use_scan_in = "false";
defparam \camera|Mult3~8 .bz_clock = "none";
defparam \camera|Mult3~8 .coef_a_0 = 0;
defparam \camera|Mult3~8 .coef_a_1 = 0;
defparam \camera|Mult3~8 .coef_a_2 = 0;
defparam \camera|Mult3~8 .coef_a_3 = 0;
defparam \camera|Mult3~8 .coef_a_4 = 0;
defparam \camera|Mult3~8 .coef_a_5 = 0;
defparam \camera|Mult3~8 .coef_a_6 = 0;
defparam \camera|Mult3~8 .coef_a_7 = 0;
defparam \camera|Mult3~8 .coef_b_0 = 0;
defparam \camera|Mult3~8 .coef_b_1 = 0;
defparam \camera|Mult3~8 .coef_b_2 = 0;
defparam \camera|Mult3~8 .coef_b_3 = 0;
defparam \camera|Mult3~8 .coef_b_4 = 0;
defparam \camera|Mult3~8 .coef_b_5 = 0;
defparam \camera|Mult3~8 .coef_b_6 = 0;
defparam \camera|Mult3~8 .coef_b_7 = 0;
defparam \camera|Mult3~8 .coef_sel_a_clock = "none";
defparam \camera|Mult3~8 .coef_sel_b_clock = "none";
defparam \camera|Mult3~8 .delay_scan_out_ay = "false";
defparam \camera|Mult3~8 .delay_scan_out_by = "false";
defparam \camera|Mult3~8 .enable_double_accum = "false";
defparam \camera|Mult3~8 .load_const_clock = "none";
defparam \camera|Mult3~8 .load_const_value = 0;
defparam \camera|Mult3~8 .mode_sub_location = 0;
defparam \camera|Mult3~8 .negate_clock = "none";
defparam \camera|Mult3~8 .operand_source_max = "input";
defparam \camera|Mult3~8 .operand_source_may = "input";
defparam \camera|Mult3~8 .operand_source_mbx = "input";
defparam \camera|Mult3~8 .operand_source_mby = "input";
defparam \camera|Mult3~8 .operation_mode = "m18x18_full";
defparam \camera|Mult3~8 .output_clock = "none";
defparam \camera|Mult3~8 .preadder_subtract_a = "false";
defparam \camera|Mult3~8 .preadder_subtract_b = "false";
defparam \camera|Mult3~8 .result_a_width = 64;
defparam \camera|Mult3~8 .signed_max = "false";
defparam \camera|Mult3~8 .signed_may = "false";
defparam \camera|Mult3~8 .signed_mbx = "false";
defparam \camera|Mult3~8 .signed_mby = "false";
defparam \camera|Mult3~8 .sub_clock = "none";
defparam \camera|Mult3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \camera|Add7~30 (
// Equation(s):
// \camera|Add7~30_cout  = CARRY(( \camera|y [0] ) + ( \camera|Mult3~18  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\camera|Mult3~18 ),
	.datac(!\camera|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\camera|Add7~30_cout ),
	.shareout());
// synopsys translate_off
defparam \camera|Add7~30 .extended_lut = "off";
defparam \camera|Add7~30 .lut_mask = 64'h0000CCCC00000F0F;
defparam \camera|Add7~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N33
cyclonev_lcell_comb \camera|Add7~26 (
// Equation(s):
// \camera|Add7~26_cout  = CARRY(( \camera|y [1] ) + ( \camera|Mult3~19  ) + ( \camera|Add7~30_cout  ))

	.dataa(!\camera|y [1]),
	.datab(gnd),
	.datac(!\camera|Mult3~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add7~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\camera|Add7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \camera|Add7~26 .extended_lut = "off";
defparam \camera|Add7~26 .lut_mask = 64'h0000F0F000005555;
defparam \camera|Add7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \camera|Add7~22 (
// Equation(s):
// \camera|Add7~22_cout  = CARRY(( \camera|y [2] ) + ( \camera|Mult3~20  ) + ( \camera|Add7~26_cout  ))

	.dataa(gnd),
	.datab(!\camera|Mult3~20 ),
	.datac(gnd),
	.datad(!\camera|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\camera|Add7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \camera|Add7~22 .extended_lut = "off";
defparam \camera|Add7~22 .lut_mask = 64'h0000CCCC000000FF;
defparam \camera|Add7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \camera|Add7~18 (
// Equation(s):
// \camera|Add7~18_cout  = CARRY(( \camera|Mult3~21  ) + ( \camera|y [3] ) + ( \camera|Add7~22_cout  ))

	.dataa(!\camera|Mult3~21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|y [3]),
	.datag(gnd),
	.cin(\camera|Add7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\camera|Add7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \camera|Add7~18 .extended_lut = "off";
defparam \camera|Add7~18 .lut_mask = 64'h0000FF0000005555;
defparam \camera|Add7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \camera|Add7~14 (
// Equation(s):
// \camera|Add7~14_cout  = CARRY(( \camera|y [4] ) + ( \camera|Mult3~22  ) + ( \camera|Add7~18_cout  ))

	.dataa(gnd),
	.datab(!\camera|Mult3~22 ),
	.datac(!\camera|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\camera|Add7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \camera|Add7~14 .extended_lut = "off";
defparam \camera|Add7~14 .lut_mask = 64'h0000CCCC00000F0F;
defparam \camera|Add7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N45
cyclonev_lcell_comb \camera|Add7~1 (
// Equation(s):
// \camera|Add7~1_sumout  = SUM(( \camera|y [5] ) + ( \camera|Mult3~23  ) + ( \camera|Add7~14_cout  ))
// \camera|Add7~2  = CARRY(( \camera|y [5] ) + ( \camera|Mult3~23  ) + ( \camera|Add7~14_cout  ))

	.dataa(!\camera|y [5]),
	.datab(gnd),
	.datac(!\camera|Mult3~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add7~1_sumout ),
	.cout(\camera|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add7~1 .extended_lut = "off";
defparam \camera|Add7~1 .lut_mask = 64'h0000F0F000005555;
defparam \camera|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N47
dffeas \camera|rgb[9] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add7~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\camera|rgb[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[9] .is_wysiwyg = "true";
defparam \camera|rgb[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a153 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a162 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a171 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .lut_mask = 64'h0350035FF350F35F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a207 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a198 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a189 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a180 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a279 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a261 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a252 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a270 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout 
// ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .lut_mask = 64'h0F000FFF33553355;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a216 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a225 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a243 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a234 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .lut_mask = 64'h407043734C7C4F7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .lut_mask = 64'h5030503F5F305F3F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) 
// ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h330033FF0F550F55;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout  & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h0530F530053FF53F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h303005F53F3F05F5;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a135 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .lut_mask = 64'h220A770A225F775F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \camera|Add7~5 (
// Equation(s):
// \camera|Add7~5_sumout  = SUM(( \camera|y [6] ) + ( \camera|Mult3~24  ) + ( \camera|Add7~2  ))
// \camera|Add7~6  = CARRY(( \camera|y [6] ) + ( \camera|Mult3~24  ) + ( \camera|Add7~2  ))

	.dataa(gnd),
	.datab(!\camera|y [6]),
	.datac(!\camera|Mult3~24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add7~5_sumout ),
	.cout(\camera|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add7~5 .extended_lut = "off";
defparam \camera|Add7~5 .lut_mask = 64'h0000F0F000003333;
defparam \camera|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N50
dffeas \camera|rgb[10] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\camera|rgb[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[10] .is_wysiwyg = "true";
defparam \camera|rgb[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a333 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10],\camera|rgb [9]}),
	.portaaddr({\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,
\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a324 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N27
cyclonev_lcell_comb \vga_inst|VGA_B[5]~0 (
// Equation(s):
// \vga_inst|VGA_B[5]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a324~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a333~portbdataout ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a324~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a333~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a333~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a324~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_B[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_B[5]~0 .extended_lut = "off";
defparam \vga_inst|VGA_B[5]~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \vga_inst|VGA_B[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a297 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a315 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a288 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a306 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [9]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout 
// )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .lut_mask = 64'h0407C4C73437F4F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N24
cyclonev_lcell_comb \vga_inst|VGA_B[5]~1 (
// Equation(s):
// \vga_inst|VGA_B[5]~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[5]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\vga_inst|VGA_B[5]~0_combout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_B[5]~0_combout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\vga_inst|VGA_R[5]~0_combout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) )

	.dataa(!\vga_inst|VGA_B[5]~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\vga_inst|VGA_R[5]~0_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_B[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_B[5]~1 .extended_lut = "off";
defparam \vga_inst|VGA_B[5]~1 .lut_mask = 64'h000400040F040F04;
defparam \vga_inst|VGA_B[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N42
cyclonev_lcell_comb \vga_inst|VGA_B[5]~2 (
// Equation(s):
// \vga_inst|VGA_B[5]~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( \vga_inst|VGA_B[5]~1_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( \vga_inst|VGA_B[5]~1_combout  & 
// ( !\vga_inst|ativo~combout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( !\vga_inst|VGA_B[5]~1_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & (!\vga_inst|ativo~combout  & 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( !\vga_inst|VGA_B[5]~1_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & 
// (!\vga_inst|ativo~combout  & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\vga_inst|ativo~combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.dataf(!\vga_inst|VGA_B[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_B[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_B[5]~2 .extended_lut = "off";
defparam \vga_inst|VGA_B[5]~2 .lut_mask = 64'h00880808CCCCCCCC;
defparam \vga_inst|VGA_B[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a280 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a271 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a262 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a253 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .lut_mask = 64'h030311DDCFCF11DD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a181 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a199 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a190 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a208 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .lut_mask = 64'h55330F0055330FFF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a217 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a235 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a226 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a244 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N3
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .lut_mask = 64'h550F3300550F33FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a145 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a154 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a172 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a163 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .lut_mask = 64'h5353000F5353F0FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout  & ( (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .lut_mask = 64'h030305F5F3F305F5;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N9
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h202A252F707A757F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a136 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout ) 
// ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h4444777703CF03CF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .lut_mask = 64'h404C707C434F737F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a325 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N39
cyclonev_lcell_comb \vga_inst|VGA_B[6]~3 (
// Equation(s):
// \vga_inst|VGA_B[6]~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a334  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a325~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a334  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a325~portbdataout ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a325~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a334 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_B[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_B[6]~3 .extended_lut = "off";
defparam \vga_inst|VGA_B[6]~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga_inst|VGA_B[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a298 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a316 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a289 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a307 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [10]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout )) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .lut_mask = 64'h0F5500330F55FF33;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N9
cyclonev_lcell_comb \vga_inst|VGA_B[6]~4 (
// Equation(s):
// \vga_inst|VGA_B[6]~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[5]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\vga_inst|VGA_B[6]~3_combout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[5]~0_combout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\vga_inst|VGA_B[6]~3_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) )

	.dataa(!\vga_inst|VGA_R[5]~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\vga_inst|VGA_B[6]~3_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_B[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_B[6]~4 .extended_lut = "off";
defparam \vga_inst|VGA_B[6]~4 .lut_mask = 64'h0100010045444544;
defparam \vga_inst|VGA_B[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N30
cyclonev_lcell_comb \vga_inst|VGA_B[6]~5 (
// Equation(s):
// \vga_inst|VGA_B[6]~5_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout  & ( \vga_inst|VGA_B[6]~4_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout 
//  & ( \vga_inst|VGA_B[6]~4_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout  & ( !\vga_inst|VGA_B[6]~4_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & 
// (!\vga_inst|ativo~combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout  & 
// ( !\vga_inst|VGA_B[6]~4_combout  & ( (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & !\vga_inst|ativo~combout 
// ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\vga_inst|ativo~combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ),
	.dataf(!\vga_inst|VGA_B[6]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_B[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_B[6]~5 .extended_lut = "off";
defparam \vga_inst|VGA_B[6]~5 .lut_mask = 64'h1000D000FF00FF00;
defparam \vga_inst|VGA_B[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N51
cyclonev_lcell_comb \camera|Add7~9 (
// Equation(s):
// \camera|Add7~9_sumout  = SUM(( \camera|Mult3~25  ) + ( \camera|y [7] ) + ( \camera|Add7~6  ))

	.dataa(!\camera|Mult3~25 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|y [7]),
	.datag(gnd),
	.cin(\camera|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add7~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add7~9 .extended_lut = "off";
defparam \camera|Add7~9 .lut_mask = 64'h0000FF0000005555;
defparam \camera|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N53
dffeas \camera|rgb[11] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\camera|rgb[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[11] .is_wysiwyg = "true";
defparam \camera|rgb[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a326 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a335 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\camera|rgb [11]}),
	.portaaddr({\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,
\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N3
cyclonev_lcell_comb \vga_inst|VGA_B[7]~6 (
// Equation(s):
// \vga_inst|VGA_B[7]~6_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout  ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a326~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a326~portbdataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a326~portbdataout ),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_B[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_B[7]~6 .extended_lut = "off";
defparam \vga_inst|VGA_B[7]~6 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \vga_inst|VGA_B[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a299 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a308 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a290 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a317 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N42
cyclonev_lcell_comb \vga_inst|VGA_B[7]~7 (
// Equation(s):
// \vga_inst|VGA_B[7]~7_combout  = ( \vga_inst|VGA_B[7]~6_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[5]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( !\vga_inst|VGA_B[7]~6_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[5]~0_combout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( \vga_inst|VGA_B[7]~6_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[5]~0_combout  & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) ) )

	.dataa(!\vga_inst|VGA_R[5]~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\vga_inst|VGA_B[7]~6_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_B[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_B[7]~7 .extended_lut = "off";
defparam \vga_inst|VGA_B[7]~7 .lut_mask = 64'h0000040450505454;
defparam \vga_inst|VGA_B[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a146 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a155 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a173 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a164 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout 
// ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .lut_mask = 64'h550055FF330F330F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a200 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a209 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a182 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a191 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N9
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .lut_mask = 64'h0053F0530F53FF53;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a227 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a236 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a245 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a218 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a254 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a281 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a272 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a263 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .lut_mask = 64'h220522AF770577AF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .lut_mask = 64'h470047CC473347FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a137 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout 
// ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h04340737C4F4C7F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout  ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h00FF333355550F0F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h031103DDCF11CFDD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [11]}),
	.portaaddr({\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\vga_inst|Add2~21_sumout ,\vga_inst|Add2~17_sumout ,\vga_inst|Add2~13_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,
\vga_inst|x[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout ) 
// ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h0033FF330F550F55;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N12
cyclonev_lcell_comb \vga_inst|VGA_B[7]~8 (
// Equation(s):
// \vga_inst|VGA_B[7]~8_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( (!\vga_inst|ativo~combout  & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [5] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout )) # (\vga_inst|VGA_B[7]~7_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( (!\vga_inst|ativo~combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]) # (\vga_inst|VGA_B[7]~7_combout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( (!\vga_inst|ativo~combout  & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout )) # (\vga_inst|VGA_B[7]~7_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout 
//  & ( (\vga_inst|VGA_B[7]~7_combout  & !\vga_inst|ativo~combout ) ) ) )

	.dataa(!\vga_inst|VGA_B[7]~7_combout ),
	.datab(!\vga_inst|ativo~combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_B[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_B[7]~8 .extended_lut = "off";
defparam \vga_inst|VGA_B[7]~8 .lut_mask = 64'h444444C4C4C444C4;
defparam \vga_inst|VGA_B[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h3030303030303030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h0033003333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h3030303030303030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h5555555555AA55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hCFCCCFCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hAFFFAFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1313131333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h55FF55FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h030F030F030F030F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8800000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000040000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0013001300130013;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .extended_lut = "off";
defparam \auto_signaltap_0|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_signaltap_0|~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000010300000103;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h00010001000D000D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .lut_mask = 64'h0000ECEC0202EEEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .lut_mask = 64'h0404040400000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h37373737FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .lut_mask = 64'h0000000000A000A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .lut_mask = 64'h0004001500AE00BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h00EF20FF00CF00DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .lut_mask = 64'h000F000F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h55555555000C000C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h00000A0A00000A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000004000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h0000555533337777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hDD77DD77DD77DD77;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hD5D5D5D57F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h8F7F8F7F0FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h807FFFFF00FFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0001000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000400040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .lut_mask = 64'hFF88FF8888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~2 .lut_mask = 64'h0000000000110011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'hCA52CA52A002A002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h020A020AE090E090;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 64'h55335533550F550F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 .lut_mask = 64'h0707070707070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h78A078A0D500D500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .lut_mask = 64'h030BF3FB000AF0FA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h01050105ABAFABAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .lut_mask = 64'hF000F00000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h00FA00FA05FF05FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h1113111355535553;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h04F404F400000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .lut_mask = 64'hFF00FF0000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 64'h0000000010105050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N54
cyclonev_lcell_comb QIC_SIGNALTAP_GND(
// Equation(s):
// \QIC_SIGNALTAP_GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\QIC_SIGNALTAP_GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam QIC_SIGNALTAP_GND.extended_lut = "off";
defparam QIC_SIGNALTAP_GND.lut_mask = 64'h0000000000000000;
defparam QIC_SIGNALTAP_GND.shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 64'h0000000005000500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout  = ( \KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_trigger_in_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_trigger_in_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N17
dffeas \auto_signaltap_0|acq_trigger_in_reg[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.dataf(!\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 64'hA2A2B3B38F8F8A8A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y3_N29
dffeas \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\GPIO_0[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datac(!\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 64'hFCFC10103F3F1A1A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N59
dffeas \auto_signaltap_0|acq_trigger_in_reg[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.datab(!\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 64'hFC3FFC3F04260426;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N57
cyclonev_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout  = ( \GPIO_0[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\GPIO_0[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N58
dffeas \auto_signaltap_0|acq_trigger_in_reg[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder (
	.dataa(!\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(!\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 64'hCC8ACC8A54DE54DE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .lut_mask = 64'h0000000033F377F7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 64'h000000000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .lut_mask = 64'h055005500AA00AA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 64'hAAAAAAAA0A0A0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1 .lut_mask = 64'h0003555700000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .lut_mask = 64'h0000000044FF4FFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .lut_mask = 64'h000037370000FF37;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 64'h000000000FCF5FDF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .lut_mask = 64'h000000003F337F77;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 64'hF000F000F000F000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .lut_mask = 64'h000000004F4F4FFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .lut_mask = 64'h0006060000606000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 64'hE0E0E0E000E000E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 64'h0000F0F01111F1F1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 64'h000000FF000000FE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 64'h0000000000000011;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .lut_mask = 64'h0000000003030303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 64'h3303770703030707;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 64'h0000000003030303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout  = ( \KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_trigger_in_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_trigger_in_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N52
dffeas \auto_signaltap_0|acq_trigger_in_reg[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.datab(!\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 64'hE0E4E0E473747374;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.datag(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .extended_lut = "on";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 64'h0F0F00000F0F0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .lut_mask = 64'h00080008000C000C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .lut_mask = 64'hC0CC8088FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .lut_mask = 64'h000000000CFF5DFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .lut_mask = 64'h0000142814280000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 64'h00FF00FF01FF01FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 64'h0303030303030303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 64'hFFFE000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 64'h00F0FF0F10F0EF0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 64'h00000000FFFFFFD5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 64'h0000002A00002A2A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 64'h00000000FFFFFDF5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 64'h00000000FFFFFFD5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 64'h00000000FFFFFDF5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 64'h5555555554555055;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 64'h00000000FFFFFFB3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 64'h00000000FFFFFBF3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 64'h00000000FFFFFBBB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 64'h00000000FFFFFBBB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N2
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 64'h00000000FFFFEFAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 64'h00000000FFFFEAFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 64'h00000000FFFFFBBB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 64'h00000000FFFFFBBB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 64'h070F070F030F030F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 64'h11011101BBABBBAB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 64'h01010101ABABABAB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .lut_mask = 64'h03030303000F000F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE_q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 64'h0000030303030303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 64'h000000003030F0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 64'h000000005F005F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .lut_mask = 64'hFFF3FFF3FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .lut_mask = 64'hF0F0FFFFF0F0FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .lut_mask = 64'h0000000002020202;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 64'h0000000003000300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 64'h0000000000220022;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N2
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 64'h00FF00FFFFFFFBFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .lut_mask = 64'hFFFFFFFFFFF7FFF7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 64'h0000050500000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .lut_mask = 64'h0005000500000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .lut_mask = 64'h0000000000000001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0 .lut_mask = 64'h000A030F00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .lut_mask = 64'h00300F3F50505F5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .lut_mask = 64'h88AA80A0AAAAA0A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1 .lut_mask = 64'hEEE4EEE4EEEEEEEE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .lut_mask = 64'h0E0E0E0EE0E0E0E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .lut_mask = 64'h0E0E0E0E0EE00EE0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .lut_mask = 64'h000300023FFC2AA8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1 .lut_mask = 64'h00E000E0EEEEEEEE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2 .lut_mask = 64'hEE0EEE0E0E0E0E0E;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_signaltap_0|~VCC (
// Equation(s):
// \auto_signaltap_0|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|~VCC~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|~VCC .extended_lut = "off";
defparam \auto_signaltap_0|~VCC .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \auto_signaltap_0|~VCC .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(!\auto_signaltap_0|~VCC~combout ),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|~VCC~combout ),
	.datad(!\auto_signaltap_0|~GND~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 64'h555500FF33330F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(!\auto_signaltap_0|~VCC~combout ),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|~VCC~combout ),
	.datad(!\auto_signaltap_0|~VCC~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 64'h33330F0F555500FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 (
	.dataa(!\auto_signaltap_0|~VCC~combout ),
	.datab(!\auto_signaltap_0|~VCC~combout ),
	.datac(!\auto_signaltap_0|~VCC~combout ),
	.datad(!\auto_signaltap_0|~VCC~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .lut_mask = 64'h333300FF0F0F5555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(!\auto_signaltap_0|~GND~combout ),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(!\auto_signaltap_0|~GND~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.dataf(!\auto_signaltap_0|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 64'h000F3535F0FF3535;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(!\auto_signaltap_0|~GND~combout ),
	.datab(!\auto_signaltap_0|~VCC~combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datae(!\auto_signaltap_0|~VCC~combout ),
	.dataf(!\auto_signaltap_0|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 64'h0350035FF350F35F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|~VCC~combout ),
	.datad(!\auto_signaltap_0|~GND~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.dataf(!\auto_signaltap_0|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 64'h00AA272755FF2727;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 64'h0246024613571357;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5 .lut_mask = 64'h111B111B1B1B1B1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 64'h0246024613571357;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 64'h0246024613571357;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|~VCC~combout ),
	.datad(!\auto_signaltap_0|~GND~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.dataf(!\auto_signaltap_0|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .lut_mask = 64'h11BB050511BBAFAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 (
	.dataa(!\auto_signaltap_0|~GND~combout ),
	.datab(!\auto_signaltap_0|~VCC~combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(!\auto_signaltap_0|~GND~combout ),
	.datae(!\auto_signaltap_0|~GND~combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 64'h0145014523672367;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .lut_mask = 64'h0004000400040004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual .lut_mask = 64'h30003000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N38
dffeas \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\GPIO_0[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|acq_data_in_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 64'hFFDDFFDDFFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 64'h000F000F00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 64'hFFDFFFDFFFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout  = ( \GPIO_0[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\GPIO_0[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N35
dffeas \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N23
dffeas \auto_signaltap_0|acq_data_in_reg[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N28
dffeas \auto_signaltap_0|acq_data_in_reg[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\KEY[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout  = ( \KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N23
dffeas \auto_signaltap_0|acq_data_in_reg[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N2
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\QIC_SIGNALTAP_GND~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g884:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 64'h0FFF0FFF0F7F0F7F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 64'h0000FF0800F7FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 64'h0000F0F80F07FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 64'h0000FF0800F7FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 64'h0000F0F80F07FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .lut_mask = 64'hFFF0FFF0FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 64'h0000000030300000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 64'h00000000FFFE0000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 64'h5555575555777755;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .lut_mask = 64'h0505050500FF00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .lut_mask = 64'h1111111115151155;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .lut_mask = 64'h1D1DE2E2DDDD2222;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .lut_mask = 64'h0000080800000808;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1 .lut_mask = 64'hFDFDFFFFF5FDF5FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .lut_mask = 64'h3C66C399CC663399;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .lut_mask = 64'h4B78B487C3F03C0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .lut_mask = 64'h00000000FFF5FFF5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .lut_mask = 64'h0000070700000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .lut_mask = 64'h00FD00FD00FD00FD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .lut_mask = 64'h3333333333113311;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .lut_mask = 64'h0000555500000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .lut_mask = 64'h110FFF0F550FFF0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h00000000001D1D1D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1 .lut_mask = 64'h000C000C555D555D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h2222222288888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h5050505050605060;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h020A0A0A0A0A0A28;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h8CCC0000CCCC0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h0A0A0A0A28282828;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0001000100010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h8C0D8C0D0C0D0C0D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h33BB33BB11111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 64'h80008000A222A222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 .lut_mask = 64'h111111111FFF1FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h320032FA000000FA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h080808082A2A2A2A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h00C000C030F030F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h440033330C003333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0CCC0CCC00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h54105410FC30FC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hCC44CC44CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hFFFFFFFF33773F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N3
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y37_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
