Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 25 21:40:55 2025
| Host         : KOMPUTER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_platform_timing_summary_routed.rpt -pb pwm_platform_timing_summary_routed.pb -rpx pwm_platform_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_platform
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.163        0.000                      0                   72        0.164        0.000                      0                   72        1.020        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 4.000}        8.000           125.000         
  CLKFBIN     {0.000 4.000}        8.000           125.000         
  clk_mmcm_1  {0.000 4.000}        8.000           125.000         
  clk_mmcm_2  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                       6.751        0.000                       0                     2  
  clk_mmcm_1        6.875        0.000                      0                    1        0.263        0.000                      0                    1        3.500        0.000                       0                     3  
  clk_mmcm_2        0.163        0.000                      0                   61        0.164        0.000                      0                   61        1.020        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_mmcm_1         clk_mmcm_2               0.674        0.000                      0                   10        0.288        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_gbuffer/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCM_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        6.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.227ns = ( 16.227 - 8.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.820ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.749     9.046    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.505    10.008    pwm_c_enable
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.132 r  pwm_c_enable_i_1/O
                         net (fo=1, routed)           0.000    10.132    pwm_c_enable_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.571    16.227    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
                         clock pessimism              0.820    17.046    
                         clock uncertainty           -0.069    16.977    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.029    17.006    pwm_c_enable_reg
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  6.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.588     2.605    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.168     2.914    pwm_c_enable
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.045     2.959 r  pwm_c_enable_i_1/O
                         net (fo=1, routed)           0.000     2.959    pwm_c_enable_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.856     3.439    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
                         clock pessimism             -0.834     2.605    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.091     2.696    pwm_c_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCM_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_mmcm_1_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y13     pwm_c_enable_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y13     pwm_c_enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y13     pwm_c_enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y13     pwm_c_enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y13     pwm_c_enable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_2
  To Clock:  clk_mmcm_2

Setup :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 cos_tab_gen/angle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/angle_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 1.808ns (47.455%)  route 2.002ns (52.545%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 12.151 - 4.000 ) 
    Source Clock Delay      (SCD):    8.967ns
    Clock Pessimism Removal (CPR):    0.791ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.670     8.967    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.456     9.423 r  cos_tab_gen/angle_reg[5]/Q
                         net (fo=7, routed)           0.921    10.344    cos_tab_gen/angle_reg__0[5]
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.124    10.468 r  cos_tab_gen/angle_updown_i_2/O
                         net (fo=11, routed)          0.678    11.146    cos_tab_gen/angle_updown_i_2_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.270 r  cos_tab_gen/angle[4]_i_5/O
                         net (fo=1, routed)           0.403    11.673    cos_tab_gen/angle[4]_i_5_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.329 r  cos_tab_gen/angle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.329    cos_tab_gen/angle_reg[4]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cos_tab_gen/angle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.443    cos_tab_gen/angle_reg[8]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.777 r  cos_tab_gen/angle_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.777    cos_tab_gen/p_0_in[10]
    SLICE_X33Y13         FDRE                                         r  cos_tab_gen/angle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.495    12.151    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y13         FDRE                                         r  cos_tab_gen/angle_reg[10]/C
                         clock pessimism              0.791    12.941    
                         clock uncertainty           -0.063    12.879    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.062    12.941    cos_tab_gen/angle_reg[10]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 cos_tab_gen/angle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/angle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.697ns (45.878%)  route 2.002ns (54.122%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 12.151 - 4.000 ) 
    Source Clock Delay      (SCD):    8.967ns
    Clock Pessimism Removal (CPR):    0.791ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.670     8.967    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.456     9.423 r  cos_tab_gen/angle_reg[5]/Q
                         net (fo=7, routed)           0.921    10.344    cos_tab_gen/angle_reg__0[5]
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.124    10.468 r  cos_tab_gen/angle_updown_i_2/O
                         net (fo=11, routed)          0.678    11.146    cos_tab_gen/angle_updown_i_2_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.270 r  cos_tab_gen/angle[4]_i_5/O
                         net (fo=1, routed)           0.403    11.673    cos_tab_gen/angle[4]_i_5_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.329 r  cos_tab_gen/angle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.329    cos_tab_gen/angle_reg[4]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cos_tab_gen/angle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.443    cos_tab_gen/angle_reg[8]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.666 r  cos_tab_gen/angle_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.666    cos_tab_gen/p_0_in[9]
    SLICE_X33Y13         FDRE                                         r  cos_tab_gen/angle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.495    12.151    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y13         FDRE                                         r  cos_tab_gen/angle_reg[9]/C
                         clock pessimism              0.791    12.941    
                         clock uncertainty           -0.063    12.879    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.062    12.941    cos_tab_gen/angle_reg[9]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 cos_tab_gen/angle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/angle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 1.694ns (45.834%)  route 2.002ns (54.166%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 12.152 - 4.000 ) 
    Source Clock Delay      (SCD):    8.967ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.670     8.967    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.456     9.423 r  cos_tab_gen/angle_reg[5]/Q
                         net (fo=7, routed)           0.921    10.344    cos_tab_gen/angle_reg__0[5]
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.124    10.468 r  cos_tab_gen/angle_updown_i_2/O
                         net (fo=11, routed)          0.678    11.146    cos_tab_gen/angle_updown_i_2_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.270 r  cos_tab_gen/angle[4]_i_5/O
                         net (fo=1, routed)           0.403    11.673    cos_tab_gen/angle[4]_i_5_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.329 r  cos_tab_gen/angle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.329    cos_tab_gen/angle_reg[4]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.663 r  cos_tab_gen/angle_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.663    cos_tab_gen/p_0_in[6]
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.496    12.152    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[6]/C
                         clock pessimism              0.816    12.967    
                         clock uncertainty           -0.063    12.905    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.062    12.967    cos_tab_gen/angle_reg[6]
  -------------------------------------------------------------------
                         required time                         12.967    
                         arrival time                         -12.663    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 cos_tab_gen/angle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/angle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.673ns (45.525%)  route 2.002ns (54.475%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 12.152 - 4.000 ) 
    Source Clock Delay      (SCD):    8.967ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.670     8.967    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.456     9.423 r  cos_tab_gen/angle_reg[5]/Q
                         net (fo=7, routed)           0.921    10.344    cos_tab_gen/angle_reg__0[5]
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.124    10.468 r  cos_tab_gen/angle_updown_i_2/O
                         net (fo=11, routed)          0.678    11.146    cos_tab_gen/angle_updown_i_2_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.270 r  cos_tab_gen/angle[4]_i_5/O
                         net (fo=1, routed)           0.403    11.673    cos_tab_gen/angle[4]_i_5_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.329 r  cos_tab_gen/angle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.329    cos_tab_gen/angle_reg[4]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.642 r  cos_tab_gen/angle_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.642    cos_tab_gen/p_0_in[8]
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.496    12.152    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[8]/C
                         clock pessimism              0.816    12.967    
                         clock uncertainty           -0.063    12.905    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.062    12.967    cos_tab_gen/angle_reg[8]
  -------------------------------------------------------------------
                         required time                         12.967    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 cos_tab_gen/angle_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/cosine_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.619ns (45.025%)  route 1.977ns (54.975%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.749     9.046    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X37Y11         FDRE                                         r  cos_tab_gen/angle_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.419     9.465 r  cos_tab_gen/angle_reg_reg[4]/Q
                         net (fo=67, routed)          1.324    10.789    cos_tab_gen/angle_reg_reg_n_0_[4]
    SLICE_X40Y7          LUT6 (Prop_lut6_I1_O)        0.297    11.086 r  cos_tab_gen/cosine_value[0]_i_25/O
                         net (fo=1, routed)           0.000    11.086    cos_tab_gen/cosine_value[0]_i_25_n_0
    SLICE_X40Y7          MUXF7 (Prop_muxf7_I1_O)      0.245    11.331 r  cos_tab_gen/cosine_value_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    11.331    cos_tab_gen/cosine_value_reg[0]_i_12_n_0
    SLICE_X40Y7          MUXF8 (Prop_muxf8_I0_O)      0.104    11.435 r  cos_tab_gen/cosine_value_reg[0]_i_5/O
                         net (fo=1, routed)           0.653    12.088    cos_tab_gen/cosine_value_reg[0]_i_5_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.316    12.404 r  cos_tab_gen/cosine_value[0]_i_2/O
                         net (fo=1, routed)           0.000    12.404    cos_tab_gen/cosine_value[0]_i_2_n_0
    SLICE_X39Y7          MUXF7 (Prop_muxf7_I0_O)      0.238    12.642 r  cos_tab_gen/cosine_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.642    cos_tab_gen/cosine_value_reg[0]_i_1_n_0
    SLICE_X39Y7          FDRE                                         r  cos_tab_gen/cosine_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X39Y7          FDRE                                         r  cos_tab_gen/cosine_value_reg[0]/C
                         clock pessimism              0.794    13.023    
                         clock uncertainty           -0.063    12.961    
    SLICE_X39Y7          FDRE (Setup_fdre_C_D)        0.064    13.025    cos_tab_gen/cosine_value_reg[0]
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 cos_tab_gen/angle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/angle_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 1.599ns (44.405%)  route 2.002ns (55.595%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 12.152 - 4.000 ) 
    Source Clock Delay      (SCD):    8.967ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.670     8.967    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.456     9.423 r  cos_tab_gen/angle_reg[5]/Q
                         net (fo=7, routed)           0.921    10.344    cos_tab_gen/angle_reg__0[5]
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.124    10.468 r  cos_tab_gen/angle_updown_i_2/O
                         net (fo=11, routed)          0.678    11.146    cos_tab_gen/angle_updown_i_2_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.270 r  cos_tab_gen/angle[4]_i_5/O
                         net (fo=1, routed)           0.403    11.673    cos_tab_gen/angle[4]_i_5_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.329 r  cos_tab_gen/angle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.329    cos_tab_gen/angle_reg[4]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.568 r  cos_tab_gen/angle_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.568    cos_tab_gen/p_0_in[7]
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.496    12.152    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[7]/C
                         clock pessimism              0.816    12.967    
                         clock uncertainty           -0.063    12.905    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.062    12.967    cos_tab_gen/angle_reg[7]
  -------------------------------------------------------------------
                         required time                         12.967    
                         arrival time                         -12.568    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 cos_tab_gen/angle_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/cosine_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.453ns (41.513%)  route 2.047ns (58.487%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.229ns = ( 12.229 - 4.000 ) 
    Source Clock Delay      (SCD):    9.047ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.750     9.047    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X37Y10         FDRE                                         r  cos_tab_gen/angle_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     9.503 r  cos_tab_gen/angle_reg_reg[0]/Q
                         net (fo=53, routed)          1.291    10.794    cos_tab_gen/angle_reg_reg_n_0_[0]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.149    10.943 r  cos_tab_gen/cosine_value[3]_i_20/O
                         net (fo=1, routed)           0.450    11.393    cos_tab_gen/cosine_value[3]_i_20_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I2_O)        0.332    11.725 r  cos_tab_gen/cosine_value[3]_i_9/O
                         net (fo=1, routed)           0.000    11.725    cos_tab_gen/cosine_value[3]_i_9_n_0
    SLICE_X40Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    11.942 r  cos_tab_gen/cosine_value_reg[3]_i_4/O
                         net (fo=1, routed)           0.306    12.248    cos_tab_gen/cosine_value_reg[3]_i_4_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.299    12.547 r  cos_tab_gen/cosine_value[3]_i_1/O
                         net (fo=1, routed)           0.000    12.547    cos_tab_gen/cosine_value[3]_i_1_n_0
    SLICE_X40Y11         FDRE                                         r  cos_tab_gen/cosine_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.573    12.229    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X40Y11         FDRE                                         r  cos_tab_gen/cosine_value_reg[3]/C
                         clock pessimism              0.757    12.985    
                         clock uncertainty           -0.063    12.923    
    SLICE_X40Y11         FDRE (Setup_fdre_C_D)        0.029    12.952    cos_tab_gen/cosine_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 cos_tab_gen/angle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/angle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 1.583ns (44.157%)  route 2.002ns (55.843%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 12.152 - 4.000 ) 
    Source Clock Delay      (SCD):    8.967ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.670     8.967    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.456     9.423 r  cos_tab_gen/angle_reg[5]/Q
                         net (fo=7, routed)           0.921    10.344    cos_tab_gen/angle_reg__0[5]
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.124    10.468 r  cos_tab_gen/angle_updown_i_2/O
                         net (fo=11, routed)          0.678    11.146    cos_tab_gen/angle_updown_i_2_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.270 r  cos_tab_gen/angle[4]_i_5/O
                         net (fo=1, routed)           0.403    11.673    cos_tab_gen/angle[4]_i_5_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.329 r  cos_tab_gen/angle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.329    cos_tab_gen/angle_reg[4]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.552 r  cos_tab_gen/angle_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.552    cos_tab_gen/p_0_in[5]
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.496    12.152    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[5]/C
                         clock pessimism              0.816    12.967    
                         clock uncertainty           -0.063    12.905    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.062    12.967    cos_tab_gen/angle_reg[5]
  -------------------------------------------------------------------
                         required time                         12.967    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 cos_tab_gen/angle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/angle_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.434ns (41.736%)  route 2.002ns (58.264%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.153ns = ( 12.153 - 4.000 ) 
    Source Clock Delay      (SCD):    8.967ns
    Clock Pessimism Removal (CPR):    0.791ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.670     8.967    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y12         FDRE                                         r  cos_tab_gen/angle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.456     9.423 r  cos_tab_gen/angle_reg[5]/Q
                         net (fo=7, routed)           0.921    10.344    cos_tab_gen/angle_reg__0[5]
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.124    10.468 r  cos_tab_gen/angle_updown_i_2/O
                         net (fo=11, routed)          0.678    11.146    cos_tab_gen/angle_updown_i_2_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.270 r  cos_tab_gen/angle[4]_i_5/O
                         net (fo=1, routed)           0.403    11.673    cos_tab_gen/angle[4]_i_5_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    12.403 r  cos_tab_gen/angle_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.403    cos_tab_gen/p_0_in[4]
    SLICE_X33Y11         FDRE                                         r  cos_tab_gen/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.497    12.153    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y11         FDRE                                         r  cos_tab_gen/angle_reg[4]/C
                         clock pessimism              0.791    12.943    
                         clock uncertainty           -0.063    12.881    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.062    12.943    cos_tab_gen/angle_reg[4]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 cos_tab_gen/angle_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/cosine_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.457ns (42.965%)  route 1.934ns (57.035%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.226ns = ( 12.226 - 4.000 ) 
    Source Clock Delay      (SCD):    9.049ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.752     9.049    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X41Y10         FDRE                                         r  cos_tab_gen/angle_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.456     9.505 f  cos_tab_gen/angle_reg_reg[1]/Q
                         net (fo=67, routed)          1.157    10.663    cos_tab_gen/angle_reg_reg_n_0_[1]
    SLICE_X39Y11         LUT5 (Prop_lut5_I0_O)        0.124    10.787 r  cos_tab_gen/cosine_value[2]_i_21/O
                         net (fo=1, routed)           0.000    10.787    cos_tab_gen/cosine_value[2]_i_21_n_0
    SLICE_X39Y11         MUXF7 (Prop_muxf7_I1_O)      0.245    11.032 r  cos_tab_gen/cosine_value_reg[2]_i_9/O
                         net (fo=1, routed)           0.000    11.032    cos_tab_gen/cosine_value_reg[2]_i_9_n_0
    SLICE_X39Y11         MUXF8 (Prop_muxf8_I0_O)      0.104    11.136 r  cos_tab_gen/cosine_value_reg[2]_i_4/O
                         net (fo=1, routed)           0.777    11.912    cos_tab_gen/cosine_value_reg[2]_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.316    12.228 r  cos_tab_gen/cosine_value[2]_i_2/O
                         net (fo=1, routed)           0.000    12.228    cos_tab_gen/cosine_value[2]_i_2_n_0
    SLICE_X37Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    12.440 r  cos_tab_gen/cosine_value_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.440    cos_tab_gen/cosine_value_reg[2]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  cos_tab_gen/cosine_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.570    12.226    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X37Y13         FDRE                                         r  cos_tab_gen/cosine_value_reg[2]/C
                         clock pessimism              0.757    12.982    
                         clock uncertainty           -0.063    12.920    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)        0.064    12.984    cos_tab_gen/cosine_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  0.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/pwm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            delay_reg[4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.590     2.607    centered_pwm_1channel/clk_mmcm_2_BUFG
    SLICE_X41Y11         FDCE                                         r  centered_pwm_1channel/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.141     2.748 r  centered_pwm_1channel/pwm_reg/Q
                         net (fo=1, routed)           0.156     2.904    pwm
    SLICE_X42Y11         SRL16E                                       r  delay_reg[4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.859     3.442    clk_mmcm_2_BUFG
    SLICE_X42Y11         SRL16E                                       r  delay_reg[4]_srl5/CLK
                         clock pessimism             -0.819     2.623    
    SLICE_X42Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.740    delay_reg[4]_srl5
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cos_tab_gen/angle_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/cosine_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.251%)  route 0.113ns (37.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.588     2.605    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X36Y11         FDRE                                         r  cos_tab_gen/angle_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     2.746 f  cos_tab_gen/angle_reg_reg[7]/Q
                         net (fo=27, routed)          0.113     2.859    cos_tab_gen/angle_reg_reg_n_0_[7]
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.045     2.904 r  cos_tab_gen/cosine_value[6]_i_1/O
                         net (fo=1, routed)           0.000     2.904    cos_tab_gen/cosine_value[6]_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  cos_tab_gen/cosine_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.857     3.440    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X37Y11         FDRE                                         r  cos_tab_gen/cosine_value_reg[6]/C
                         clock pessimism             -0.822     2.618    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.092     2.710    cos_tab_gen/cosine_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/pwm_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm_channels_delayed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.589     2.606    centered_pwm_1channel/clk_mmcm_2_BUFG
    SLICE_X41Y12         FDPE                                         r  centered_pwm_1channel/pwm_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDPE (Prop_fdpe_C_Q)         0.141     2.747 r  centered_pwm_1channel/pwm_n_reg/Q
                         net (fo=1, routed)           0.172     2.919    pwm_n
    SLICE_X41Y15         FDRE                                         r  pwm_channels_delayed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.855     3.438    clk_mmcm_2_BUFG
    SLICE_X41Y15         FDRE                                         r  pwm_channels_delayed_reg[1]/C
                         clock pessimism             -0.819     2.619    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.070     2.689    pwm_channels_delayed_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/cnt/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.293ns (76.044%)  route 0.092ns (23.956%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.588     2.605    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y13         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.164     2.769 r  centered_pwm_1channel/cnt/counter_reg[5]/Q
                         net (fo=8, routed)           0.092     2.862    centered_pwm_1channel/cnt/DI[0]
    SLICE_X42Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.991 r  centered_pwm_1channel/cnt/counter_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.991    centered_pwm_1channel/cnt/p_0_in__0[6]
    SLICE_X42Y13         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.856     3.439    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y13         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[6]/C
                         clock pessimism             -0.834     2.605    
    SLICE_X42Y13         FDCE (Hold_fdce_C_D)         0.134     2.739    centered_pwm_1channel/cnt/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 cos_tab_gen/angle_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/cosine_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.144%)  route 0.173ns (42.856%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.588     2.605    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X37Y11         FDRE                                         r  cos_tab_gen/angle_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  cos_tab_gen/angle_reg_reg[10]/Q
                         net (fo=7, routed)           0.173     2.919    cos_tab_gen/angle_reg_reg_n_0_[10]
    SLICE_X38Y9          MUXF7 (Prop_muxf7_S_O)       0.090     3.009 r  cos_tab_gen/cosine_value_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.009    cos_tab_gen/cosine_value_reg[1]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  cos_tab_gen/cosine_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.858     3.441    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X38Y9          FDRE                                         r  cos_tab_gen/cosine_value_reg[1]/C
                         clock pessimism             -0.819     2.622    
    SLICE_X38Y9          FDRE (Hold_fdre_C_D)         0.134     2.756    cos_tab_gen/cosine_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cos_tab_gen/angle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/angle_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.595%)  route 0.091ns (25.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.561     2.578    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y11         FDRE                                         r  cos_tab_gen/angle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  cos_tab_gen/angle_reg[3]/Q
                         net (fo=5, routed)           0.091     2.811    cos_tab_gen/angle_reg__0[3]
    SLICE_X33Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.938 r  cos_tab_gen/angle_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.938    cos_tab_gen/p_0_in[4]
    SLICE_X33Y11         FDRE                                         r  cos_tab_gen/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.829     3.412    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y11         FDRE                                         r  cos_tab_gen/angle_reg[4]/C
                         clock pessimism             -0.834     2.578    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.105     2.683    cos_tab_gen/angle_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cos_tab_gen/angle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/angle_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.265ns (71.731%)  route 0.104ns (28.269%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.559     2.576    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y13         FDRE                                         r  cos_tab_gen/angle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     2.717 r  cos_tab_gen/angle_reg[9]/Q
                         net (fo=8, routed)           0.104     2.822    cos_tab_gen/angle_reg__0[9]
    SLICE_X33Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.946 r  cos_tab_gen/angle_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.946    cos_tab_gen/p_0_in[10]
    SLICE_X33Y13         FDRE                                         r  cos_tab_gen/angle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.826     3.409    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y13         FDRE                                         r  cos_tab_gen/angle_reg[10]/C
                         clock pessimism             -0.833     2.576    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.105     2.681    cos_tab_gen/angle_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 cos_tab_gen/angle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/angle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.287ns (75.871%)  route 0.091ns (24.129%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.561     2.578    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y11         FDRE                                         r  cos_tab_gen/angle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  cos_tab_gen/angle_reg[2]/Q
                         net (fo=5, routed)           0.091     2.811    cos_tab_gen/angle_reg__0[2]
    SLICE_X33Y11         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.957 r  cos_tab_gen/angle_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.957    cos_tab_gen/p_0_in[3]
    SLICE_X33Y11         FDRE                                         r  cos_tab_gen/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.829     3.412    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X33Y11         FDRE                                         r  cos_tab_gen/angle_reg[3]/C
                         clock pessimism             -0.834     2.578    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.105     2.683    cos_tab_gen/angle_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/cnt/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.293ns (71.708%)  route 0.116ns (28.293%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.589     2.606    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164     2.770 r  centered_pwm_1channel/cnt/counter_reg[3]/Q
                         net (fo=8, routed)           0.116     2.886    centered_pwm_1channel/cnt/cnt__0[3]
    SLICE_X42Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     3.015 r  centered_pwm_1channel/cnt/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.015    centered_pwm_1channel/cnt/p_0_in__0[4]
    SLICE_X42Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.857     3.440    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[4]/C
                         clock pessimism             -0.834     2.606    
    SLICE_X42Y12         FDCE (Hold_fdce_C_D)         0.134     2.740    centered_pwm_1channel/cnt/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cos_tab_gen/angle_updown_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cos_tab_gen/angle_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.561     2.578    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X34Y11         FDRE                                         r  cos_tab_gen/angle_updown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  cos_tab_gen/angle_updown_reg/Q
                         net (fo=14, routed)          0.187     2.930    cos_tab_gen/angle_updown_reg_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.045     2.975 r  cos_tab_gen/angle_updown_i_1/O
                         net (fo=1, routed)           0.000     2.975    cos_tab_gen/angle_updown_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  cos_tab_gen/angle_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.830     3.413    cos_tab_gen/clk_mmcm_2_BUFG
    SLICE_X34Y11         FDRE                                         r  cos_tab_gen/angle_updown_reg/C
                         clock pessimism             -0.835     2.578    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.120     2.698    cos_tab_gen/angle_updown_reg
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCM_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    clk_mmcm_2_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X40Y12     centered_pwm_1channel/cnt/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X42Y13     centered_pwm_1channel/cnt/counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X42Y13     centered_pwm_1channel/cnt/counter_reg[6]/C
Min Period        n/a     FDPE/C              n/a            1.000         4.000       3.000      SLICE_X43Y12     centered_pwm_1channel/cnt/counter_updown_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y11     delay_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y11     delay_reg[4]_srl5/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X40Y12     centered_pwm_1channel/cnt/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y13     centered_pwm_1channel/cnt/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y13     centered_pwm_1channel/cnt/counter_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.000       1.500      SLICE_X43Y12     centered_pwm_1channel/cnt/counter_updown_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y11     delay_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y11     delay_reg[4]_srl5/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X40Y12     centered_pwm_1channel/cnt/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y12     centered_pwm_1channel/cnt/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y13     centered_pwm_1channel/cnt/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X42Y13     centered_pwm_1channel/cnt/counter_reg[6]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.000       1.500      SLICE_X43Y12     centered_pwm_1channel/cnt/counter_updown_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_2

Setup :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.580ns (24.327%)  route 1.804ns (75.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.228ns = ( 12.228 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.749     9.046    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.597    10.100    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.224 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          1.207    11.430    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X40Y12         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.572    12.228    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X40Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[0]/C
                         clock pessimism              0.471    12.699    
                         clock uncertainty           -0.189    12.510    
    SLICE_X40Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.105    centered_pwm_1channel/cnt/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_n_reg/PRE
                            (recovery check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.580ns (24.372%)  route 1.800ns (75.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.228ns = ( 12.228 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.749     9.046    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.597    10.100    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.224 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          1.202    11.426    centered_pwm_1channel/cnt_n_1
    SLICE_X41Y12         FDPE                                         f  centered_pwm_1channel/pwm_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.572    12.228    centered_pwm_1channel/clk_mmcm_2_BUFG
    SLICE_X41Y12         FDPE                                         r  centered_pwm_1channel/pwm_n_reg/C
                         clock pessimism              0.471    12.699    
                         clock uncertainty           -0.189    12.510    
    SLICE_X41Y12         FDPE (Recov_fdpe_C_PRE)     -0.359    12.151    centered_pwm_1channel/pwm_n_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_reg/CLR
                            (recovery check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.889%)  route 1.750ns (75.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.229ns = ( 12.229 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.749     9.046    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.597    10.100    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.224 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          1.153    11.377    centered_pwm_1channel/cnt_n_1
    SLICE_X41Y11         FDCE                                         f  centered_pwm_1channel/pwm_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.573    12.229    centered_pwm_1channel/clk_mmcm_2_BUFG
    SLICE_X41Y11         FDCE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism              0.471    12.700    
                         clock uncertainty           -0.189    12.511    
    SLICE_X41Y11         FDCE (Recov_fdce_C_CLR)     -0.405    12.106    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                         -11.377    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_updown_reg/PRE
                            (recovery check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.580ns (26.524%)  route 1.607ns (73.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.228ns = ( 12.228 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.749     9.046    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.597    10.100    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.224 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          1.009    11.233    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X43Y12         FDPE                                         f  centered_pwm_1channel/cnt/counter_updown_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.572    12.228    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X43Y12         FDPE                                         r  centered_pwm_1channel/cnt/counter_updown_reg/C
                         clock pessimism              0.471    12.699    
                         clock uncertainty           -0.189    12.510    
    SLICE_X43Y12         FDPE (Recov_fdpe_C_PRE)     -0.359    12.151    centered_pwm_1channel/cnt/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.580ns (26.524%)  route 1.607ns (73.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.228ns = ( 12.228 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.749     9.046    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.597    10.100    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.224 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          1.009    11.233    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y12         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.572    12.228    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[1]/C
                         clock pessimism              0.471    12.699    
                         clock uncertainty           -0.189    12.510    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.319    12.191    centered_pwm_1channel/cnt/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.580ns (26.524%)  route 1.607ns (73.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.228ns = ( 12.228 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.749     9.046    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.597    10.100    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.224 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          1.009    11.233    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y12         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.572    12.228    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[2]/C
                         clock pessimism              0.471    12.699    
                         clock uncertainty           -0.189    12.510    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.319    12.191    centered_pwm_1channel/cnt/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.580ns (26.524%)  route 1.607ns (73.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.228ns = ( 12.228 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.749     9.046    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.597    10.100    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.224 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          1.009    11.233    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y12         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.572    12.228    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[3]/C
                         clock pessimism              0.471    12.699    
                         clock uncertainty           -0.189    12.510    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.319    12.191    centered_pwm_1channel/cnt/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.580ns (26.524%)  route 1.607ns (73.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.228ns = ( 12.228 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.749     9.046    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.597    10.100    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.224 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          1.009    11.233    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y12         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.572    12.228    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[4]/C
                         clock pessimism              0.471    12.699    
                         clock uncertainty           -0.189    12.510    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.319    12.191    centered_pwm_1channel/cnt/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.580ns (27.849%)  route 1.503ns (72.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.227ns = ( 12.227 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.749     9.046    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.597    10.100    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.224 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.905    11.129    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y13         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.571    12.227    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y13         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[5]/C
                         clock pessimism              0.471    12.698    
                         clock uncertainty           -0.189    12.509    
    SLICE_X42Y13         FDCE (Recov_fdce_C_CLR)     -0.319    12.190    centered_pwm_1channel/cnt/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.580ns (27.849%)  route 1.503ns (72.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.227ns = ( 12.227 - 4.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.749     9.046    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     9.502 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.597    10.100    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.224 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.905    11.129    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y13         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.571    12.227    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y13         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[6]/C
                         clock pessimism              0.471    12.698    
                         clock uncertainty           -0.189    12.509    
    SLICE_X42Y13         FDCE (Recov_fdce_C_CLR)     -0.319    12.190    centered_pwm_1channel/cnt/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  1.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.562%)  route 0.542ns (74.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.588     2.605    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.231     2.978    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     3.023 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.310     3.333    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y13         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.856     3.439    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y13         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[5]/C
                         clock pessimism             -0.516     2.923    
                         clock uncertainty            0.189     3.112    
    SLICE_X42Y13         FDCE (Remov_fdce_C_CLR)     -0.067     3.045    centered_pwm_1channel/cnt/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.562%)  route 0.542ns (74.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.588     2.605    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.231     2.978    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     3.023 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.310     3.333    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y13         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.856     3.439    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y13         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[6]/C
                         clock pessimism             -0.516     2.923    
                         clock uncertainty            0.189     3.112    
    SLICE_X42Y13         FDCE (Remov_fdce_C_CLR)     -0.067     3.045    centered_pwm_1channel/cnt/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.347%)  route 0.611ns (76.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.588     2.605    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.231     2.978    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     3.023 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.379     3.402    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y12         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.857     3.440    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[1]/C
                         clock pessimism             -0.516     2.924    
                         clock uncertainty            0.189     3.113    
    SLICE_X42Y12         FDCE (Remov_fdce_C_CLR)     -0.067     3.046    centered_pwm_1channel/cnt/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.347%)  route 0.611ns (76.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.588     2.605    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.231     2.978    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     3.023 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.379     3.402    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y12         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.857     3.440    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[2]/C
                         clock pessimism             -0.516     2.924    
                         clock uncertainty            0.189     3.113    
    SLICE_X42Y12         FDCE (Remov_fdce_C_CLR)     -0.067     3.046    centered_pwm_1channel/cnt/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.347%)  route 0.611ns (76.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.588     2.605    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.231     2.978    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     3.023 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.379     3.402    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y12         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.857     3.440    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[3]/C
                         clock pessimism             -0.516     2.924    
                         clock uncertainty            0.189     3.113    
    SLICE_X42Y12         FDCE (Remov_fdce_C_CLR)     -0.067     3.046    centered_pwm_1channel/cnt/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.347%)  route 0.611ns (76.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.588     2.605    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.231     2.978    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     3.023 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.379     3.402    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X42Y12         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.857     3.440    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X42Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[4]/C
                         clock pessimism             -0.516     2.924    
                         clock uncertainty            0.189     3.113    
    SLICE_X42Y12         FDCE (Remov_fdce_C_CLR)     -0.067     3.046    centered_pwm_1channel/cnt/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_updown_reg/PRE
                            (removal check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.347%)  route 0.611ns (76.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.588     2.605    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.231     2.978    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     3.023 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.379     3.402    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X43Y12         FDPE                                         f  centered_pwm_1channel/cnt/counter_updown_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.857     3.440    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X43Y12         FDPE                                         r  centered_pwm_1channel/cnt/counter_updown_reg/C
                         clock pessimism             -0.516     2.924    
                         clock uncertainty            0.189     3.113    
    SLICE_X43Y12         FDPE (Remov_fdpe_C_PRE)     -0.095     3.018    centered_pwm_1channel/cnt/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_reg/CLR
                            (removal check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.107%)  route 0.655ns (77.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.588     2.605    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.231     2.978    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     3.023 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.424     3.447    centered_pwm_1channel/cnt_n_1
    SLICE_X41Y11         FDCE                                         f  centered_pwm_1channel/pwm_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.859     3.442    centered_pwm_1channel/clk_mmcm_2_BUFG
    SLICE_X41Y11         FDCE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism             -0.516     2.926    
                         clock uncertainty            0.189     3.115    
    SLICE_X41Y11         FDCE (Remov_fdce_C_CLR)     -0.092     3.023    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_n_reg/PRE
                            (removal check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.760%)  route 0.669ns (78.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.588     2.605    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.231     2.978    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     3.023 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.437     3.460    centered_pwm_1channel/cnt_n_1
    SLICE_X41Y12         FDPE                                         f  centered_pwm_1channel/pwm_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.857     3.440    centered_pwm_1channel/clk_mmcm_2_BUFG
    SLICE_X41Y12         FDPE                                         r  centered_pwm_1channel/pwm_n_reg/C
                         clock pessimism             -0.516     2.924    
                         clock uncertainty            0.189     3.113    
    SLICE_X41Y12         FDPE (Remov_fdpe_C_PRE)     -0.095     3.018    centered_pwm_1channel/pwm_n_reg
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/cnt/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.649%)  route 0.673ns (78.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.588     2.605    clk_mmcm_1_BUFG
    SLICE_X41Y13         FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  pwm_c_enable_reg/Q
                         net (fo=2, routed)           0.231     2.978    centered_pwm_1channel/cnt/pwm_c_enable
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045     3.023 f  centered_pwm_1channel/cnt/pwm_i_1/O
                         net (fo=10, routed)          0.442     3.464    centered_pwm_1channel/cnt/pwm_c_enable_reg
    SLICE_X40Y12         FDCE                                         f  centered_pwm_1channel/cnt/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.857     3.440    centered_pwm_1channel/cnt/clk_mmcm_2_BUFG
    SLICE_X40Y12         FDCE                                         r  centered_pwm_1channel/cnt/counter_reg[0]/C
                         clock pessimism             -0.516     2.924    
                         clock uncertainty            0.189     3.113    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092     3.021    centered_pwm_1channel/cnt/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.444    





