============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:55:11 pm
  Module:                 ADC_SAR1
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
sequential            26 0.000    0.0  10234.848    87.9 
inverter               3 0.000    0.0     62.917     0.5 
logic                 67 0.000    0.0   1349.577    11.6 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total                 96 0.000    0.0  11647.343   100.0 

