<profile>

<section name = "Vitis HLS Report for 'implement_Pipeline_VITIS_LOOP_125_1'" level="0">
<item name = "Date">Sun May  5 21:31:00 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">Principal_Component_Analysis.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.133 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 18, 16.665 ns, 59.994 ns, 5, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_125_1">3, 15, 5, 4, 1, 0 ~ 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 186, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 107, -</column>
<column name="Register">-, -, 86, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln125_fu_169_p2">+, 0, 0, 9, 2, 1</column>
<column name="and_ln126_1_fu_217_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln126_fu_211_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_tran5to7_state5">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln125_fu_138_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="icmp_ln126_1_fu_164_p2">icmp, 0, 0, 59, 52, 1</column>
<column name="icmp_ln126_2_fu_191_p2">icmp, 0, 0, 18, 11, 2</column>
<column name="icmp_ln126_3_fu_197_p2">icmp, 0, 0, 59, 52, 1</column>
<column name="icmp_ln126_fu_158_p2">icmp, 0, 0, 18, 11, 2</column>
<column name="or_ln126_1_fu_207_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln126_fu_203_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_118_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 2, 4</column>
<column name="j_2_out">14, 3, 2, 6</column>
<column name="j_fu_64">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_reg_114">1, 0, 1, 0</column>
<column name="add_ln125_reg_281">2, 0, 2, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="dSortedBuf_load_reg_275">64, 0, 64, 0</column>
<column name="icmp_ln125_reg_256">1, 0, 1, 0</column>
<column name="icmp_ln126_1_reg_270">1, 0, 1, 0</column>
<column name="icmp_ln126_2_reg_286">1, 0, 1, 0</column>
<column name="icmp_ln126_3_reg_291">1, 0, 1, 0</column>
<column name="icmp_ln126_reg_265">1, 0, 1, 0</column>
<column name="j_1_reg_249">2, 0, 2, 0</column>
<column name="j_fu_64">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="grp_fu_717_p_din0">out, 64, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="grp_fu_717_p_din1">out, 64, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="grp_fu_717_p_opcode">out, 5, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="grp_fu_717_p_dout0">in, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="grp_fu_717_p_ce">out, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_125_1, return value</column>
<column name="dSortedBuf_address0">out, 2, ap_memory, dSortedBuf, array</column>
<column name="dSortedBuf_ce0">out, 1, ap_memory, dSortedBuf, array</column>
<column name="dSortedBuf_q0">in, 64, ap_memory, dSortedBuf, array</column>
<column name="bitcast_ln126">in, 63, ap_none, bitcast_ln126, scalar</column>
<column name="empty">in, 52, ap_none, empty, scalar</column>
<column name="eigVals_load">in, 64, ap_none, eigVals_load, scalar</column>
<column name="j_2_out">out, 2, ap_vld, j_2_out, pointer</column>
<column name="j_2_out_ap_vld">out, 1, ap_vld, j_2_out, pointer</column>
<column name="zext_ln125_out">out, 2, ap_vld, zext_ln125_out, pointer</column>
<column name="zext_ln125_out_ap_vld">out, 1, ap_vld, zext_ln125_out, pointer</column>
</table>
</item>
</section>
</profile>
