Drill report for rLab_Door.kicad_pcb
Created on Thu Jun 30 16:49:10 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'rLab_Door.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (37 holes)
    T2  0.762mm  0.0300"  (8 holes)
    T3  0.800mm  0.0315"  (3 holes)
    T4  1.000mm  0.0394"  (22 holes)
    T5  1.100mm  0.0433"  (30 holes)
    T6  1.200mm  0.0472"  (4 holes)
    T7  1.300mm  0.0512"  (8 holes)
    T8  1.500mm  0.0591"  (2 holes)
    T9  2.500mm  0.0984"  (1 hole)

    Total plated holes count 115


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T10  1.100mm  0.0433"  (18 holes)
    T11  2.700mm  0.1063"  (4 holes)

    Total unplated holes count 22
