Classic Timing Analyzer report for sisau
Wed Apr 24 20:33:35 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzor_4'
  9. Clock Setup: 'senzon_1'
 10. Clock Setup: 'senzor_5'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+--------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                               ; To                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+--------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.652 ns                                       ; senzor_2                           ; Logica_miscare:inst6|factor_dc_driverA[11] ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 34.747 ns                                      ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1                                   ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.164 ns                                      ; senzor_5                           ; A_IN1_D1                                   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 11.599 ns                                      ; buton_START_STOP                   ; debouncing:inst16|inst                     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 135.80 MHz ( period = 7.364 ns )               ; generator_semnalPWM:inst7|inst15   ; generator_semnalPWM:inst7|inst15           ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 212.13 MHz ( period = 4.714 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5]         ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 212.13 MHz ( period = 4.714 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5]         ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15          ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15          ; senzor_2   ; senzor_2 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; generator_semnalPWM:inst7|inst15   ; generator_semnalPWM:inst7|inst15           ; clk        ; clk      ; 13           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                    ;                                            ;            ;          ; 13           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+--------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 135.80 MHz ( period = 7.364 ns )               ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 136.95 MHz ( period = 7.302 ns )               ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 293.34 MHz ( period = 3.409 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; 294.81 MHz ( period = 3.392 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A   ; 305.44 MHz ( period = 3.274 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; 306.47 MHz ( period = 3.263 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; 337.95 MHz ( period = 2.959 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.995 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.486 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.217 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 1.217 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.151 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.129 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.059 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst9                          ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; senzor_2   ; senzor_2 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; senzor_2   ; senzor_2 ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; senzor_4   ; senzor_4 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; senzor_4   ; senzor_4 ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 214.55 MHz ( period = 4.661 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.249 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 215.15 MHz ( period = 4.648 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.220 ns                ;
; N/A   ; 215.66 MHz ( period = 4.637 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.198 ns                ;
; N/A   ; 216.22 MHz ( period = 4.625 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.186 ns                ;
; N/A   ; 217.34 MHz ( period = 4.601 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.369 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.196 ns                ;
; N/A   ; 217.77 MHz ( period = 4.592 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.334 ns                ;
; N/A   ; 218.15 MHz ( period = 4.584 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 218.48 MHz ( period = 4.577 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.179 ns                ;
; N/A   ; 219.73 MHz ( period = 4.551 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.144 ns                ;
; N/A   ; 219.88 MHz ( period = 4.548 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 219.88 MHz ( period = 4.548 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.345 ns                ;
; N/A   ; 220.22 MHz ( period = 4.541 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.350 ns                ;
; N/A   ; 220.31 MHz ( period = 4.539 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 220.51 MHz ( period = 4.535 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; 221.63 MHz ( period = 4.512 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.282 ns                ;
; N/A   ; 222.07 MHz ( period = 4.503 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 222.97 MHz ( period = 4.485 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.091 ns                ;
; N/A   ; 223.36 MHz ( period = 4.477 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.104 ns                ;
; N/A   ; 223.51 MHz ( period = 4.474 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 225.33 MHz ( period = 4.438 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 225.78 MHz ( period = 4.429 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.205 ns                ;
; N/A   ; 226.14 MHz ( period = 4.422 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.262 ns                ;
; N/A   ; 227.27 MHz ( period = 4.400 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.252 ns                ;
; N/A   ; 228.99 MHz ( period = 4.367 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 240.04 MHz ( period = 4.166 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.740 ns                ;
; N/A   ; 240.21 MHz ( period = 4.163 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.955 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.735 ns                ;
; N/A   ; 241.95 MHz ( period = 4.133 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.916 ns                ;
; N/A   ; 242.72 MHz ( period = 4.120 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.763 ns                ;
; N/A   ; 245.70 MHz ( period = 4.070 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 246.00 MHz ( period = 4.065 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 264.13 MHz ( period = 3.786 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.375 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.710 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 214.55 MHz ( period = 4.661 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.249 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 215.15 MHz ( period = 4.648 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.220 ns                ;
; N/A   ; 215.66 MHz ( period = 4.637 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.198 ns                ;
; N/A   ; 216.22 MHz ( period = 4.625 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.186 ns                ;
; N/A   ; 217.34 MHz ( period = 4.601 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.369 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.196 ns                ;
; N/A   ; 217.77 MHz ( period = 4.592 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.334 ns                ;
; N/A   ; 218.15 MHz ( period = 4.584 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 218.48 MHz ( period = 4.577 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.179 ns                ;
; N/A   ; 219.73 MHz ( period = 4.551 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.144 ns                ;
; N/A   ; 219.88 MHz ( period = 4.548 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 219.88 MHz ( period = 4.548 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.345 ns                ;
; N/A   ; 220.22 MHz ( period = 4.541 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.350 ns                ;
; N/A   ; 220.31 MHz ( period = 4.539 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 220.51 MHz ( period = 4.535 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; 221.63 MHz ( period = 4.512 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.282 ns                ;
; N/A   ; 222.07 MHz ( period = 4.503 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 222.97 MHz ( period = 4.485 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.091 ns                ;
; N/A   ; 223.36 MHz ( period = 4.477 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.104 ns                ;
; N/A   ; 223.51 MHz ( period = 4.474 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 225.33 MHz ( period = 4.438 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 225.78 MHz ( period = 4.429 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.205 ns                ;
; N/A   ; 226.14 MHz ( period = 4.422 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.262 ns                ;
; N/A   ; 227.27 MHz ( period = 4.400 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.252 ns                ;
; N/A   ; 228.99 MHz ( period = 4.367 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 240.04 MHz ( period = 4.166 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.740 ns                ;
; N/A   ; 240.21 MHz ( period = 4.163 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.955 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.735 ns                ;
; N/A   ; 241.95 MHz ( period = 4.133 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.916 ns                ;
; N/A   ; 242.72 MHz ( period = 4.120 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.763 ns                ;
; N/A   ; 245.70 MHz ( period = 4.070 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 246.00 MHz ( period = 4.065 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 264.13 MHz ( period = 3.786 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.375 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.710 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.180 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                          ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                         ; To Clock ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; N/A   ; None         ; 5.652 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A   ; None         ; 5.561 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A   ; None         ; 5.429 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A   ; None         ; 5.400 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A   ; None         ; 5.362 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A   ; None         ; 5.275 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A   ; None         ; 5.271 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A   ; None         ; 5.184 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A   ; None         ; 5.000 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A   ; None         ; 4.909 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A   ; None         ; 4.818 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A   ; None         ; 4.789 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A   ; None         ; 4.727 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A   ; None         ; 4.698 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A   ; None         ; -11.171 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A   ; None         ; -11.333 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                          ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 34.747 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.530 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.311 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.094 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.903 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.686 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.583 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.366 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.989 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.989 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.881 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.767 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.767 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.659 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.576 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.354 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.691 ns  ; START_STOP:inst15|inst                        ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 29.690 ns  ; START_STOP:inst15|inst                        ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 29.101 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 28.656 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 28.635 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 28.332 ns  ; START_STOP:inst15|inst                        ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 28.322 ns  ; START_STOP:inst15|inst                        ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 28.279 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 28.144 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 27.738 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 27.448 ns  ; Selectie_proba:inst1|circuit[1]               ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 27.236 ns  ; Selectie_proba:inst1|circuit[0]               ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 24.000 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 23.999 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 22.588 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 22.578 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.324 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.247 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.211 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.028 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.951 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.915 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.888 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.876 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.876 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.811 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.810 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.810 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.803 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.799 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.799 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.775 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.768 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.763 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.763 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.754 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.754 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.702 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.692 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.692 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.691 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.655 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.646 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.592 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.584 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.580 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.580 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.515 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.514 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.514 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.507 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.503 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.503 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.497 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]               ; clk        ;
; N/A                                     ; None                                                ; 17.480 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.479 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.472 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.467 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.467 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.465 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]                ; clk        ;
; N/A                                     ; None                                                ; 17.463 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.458 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.458 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.406 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.403 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.397 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.396 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.396 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.395 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.386 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.367 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.367 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.359 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.350 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.350 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.341 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.288 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.279 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.184 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.167 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.160 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.140 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]                ; clk        ;
; N/A                                     ; None                                                ; 17.107 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.101 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.090 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.083 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.071 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.071 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.054 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.047 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.045 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.001 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.001 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.983 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.959 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.893 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.864 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.787 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.779 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]               ; clk        ;
; N/A                                     ; None                                                ; 16.751 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.722 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.705 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.705 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.663 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.639 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.597 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.588 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.426 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.343 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.292 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.286 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.990 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.878 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.751 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.582 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.558 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.551 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]                ; clk        ;
; N/A                                     ; None                                                ; 15.455 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.453 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.452 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.391 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.362 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.361 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.315 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.262 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.232 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]                ; clk        ;
; N/A                                     ; None                                                ; 15.095 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.055 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]                ; clk        ;
; N/A                                     ; None                                                ; 15.019 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.017 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]                ; clk        ;
; N/A                                     ; None                                                ; 14.955 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.906 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.659 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.610 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.586 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.546 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.438 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.338 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 14.328 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 14.290 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.250 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.247 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 14.237 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 14.226 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.157 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.157 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.142 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.049 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.002 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.930 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.861 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.861 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.753 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.744 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.712 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.706 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.621 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.593 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.448 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.418 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.327 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.297 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.276 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.273 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.185 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.010 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.982 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.977 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 12.891 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.863 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.863 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.772 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.772 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.716 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.584 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.574 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.569 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.569 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.493 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.478 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.478 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.475 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.384 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.287 ns  ; Logica_miscare:inst6|stanga                   ; C_IN2_D2            ; senzor_2   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                               ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 16.164 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 16.164 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 16.080 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 16.080 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 16.056 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 15.972 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 15.918 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 15.751 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 15.667 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 15.591 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 15.482 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 15.474 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 15.155 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 15.074 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 15.038 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 14.945 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 14.754 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 14.747 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 14.625 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 14.625 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 14.509 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 14.427 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 14.351 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 14.242 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 14.096 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.096 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 14.031 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 13.937 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 13.864 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 13.812 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 13.703 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 13.492 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 13.453 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.453 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.428 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 13.398 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 13.331 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 13.026 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 13.013 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 12.693 ns       ; senzor_3 ; D_IN4_D2 ;
+-------+-------------------+-----------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                         ; To Clock ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; N/A           ; None        ; 11.599 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A           ; None        ; 11.437 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A           ; None        ; -3.388 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A           ; None        ; -3.438 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A           ; None        ; -3.479 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A           ; None        ; -3.529 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A           ; None        ; -3.967 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A           ; None        ; -3.967 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A           ; None        ; -4.058 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A           ; None        ; -4.058 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A           ; None        ; -4.090 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A           ; None        ; -4.140 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A           ; None        ; -4.321 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A           ; None        ; -4.323 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A           ; None        ; -4.412 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A           ; None        ; -4.414 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 24 20:33:35 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[11]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[11]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[10]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is an undefined clock
    Info: Assuming node "senzor_4" is an undefined clock
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 46 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[10]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[11]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[11]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[10]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB~4" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~0" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst3~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst~0" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~0" as buffer
Info: Clock "clk" has Internal fmax of 135.8 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15" (period= 7.364 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N27; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X22_Y3_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X22_Y3_N27; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -6.599 ns
        Info: + Shortest clock path from clock "clk" to destination register is 9.686 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.174 ns) + CELL(0.970 ns) = 5.736 ns; Loc. = LCFF_X25_Y3_N31; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.158 ns) + CELL(0.206 ns) = 7.100 ns; Loc. = LCCOMB_X21_Y3_N16; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst6~0'
            Info: 5: + IC(0.649 ns) + CELL(0.206 ns) = 7.955 ns; Loc. = LCCOMB_X22_Y3_N16; Fanout = 2; COMB Node = 'generator_semnalPWM:inst12|inst6~1'
            Info: 6: + IC(0.378 ns) + CELL(0.370 ns) = 8.703 ns; Loc. = LCCOMB_X22_Y3_N2; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 7: + IC(0.317 ns) + CELL(0.666 ns) = 9.686 ns; Loc. = LCFF_X22_Y3_N27; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 4.488 ns ( 46.33 % )
            Info: Total interconnect delay = 5.198 ns ( 53.67 % )
        Info: - Longest clock path from clock "clk" to source register is 16.285 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.174 ns) + CELL(0.970 ns) = 5.736 ns; Loc. = LCFF_X25_Y3_N31; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(0.620 ns) + CELL(0.970 ns) = 7.326 ns; Loc. = LCFF_X24_Y3_N27; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 5: + IC(1.153 ns) + CELL(0.370 ns) = 8.849 ns; Loc. = LCCOMB_X21_Y3_N10; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 6: + IC(0.340 ns) + CELL(0.970 ns) = 10.159 ns; Loc. = LCFF_X21_Y3_N23; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst9'
            Info: 7: + IC(0.475 ns) + CELL(0.624 ns) = 11.258 ns; Loc. = LCCOMB_X21_Y3_N14; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 8: + IC(0.333 ns) + CELL(0.970 ns) = 12.561 ns; Loc. = LCFF_X21_Y3_N9; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 9: + IC(0.787 ns) + CELL(0.651 ns) = 13.999 ns; Loc. = LCCOMB_X21_Y3_N20; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst~0'
            Info: 10: + IC(0.688 ns) + CELL(0.615 ns) = 15.302 ns; Loc. = LCCOMB_X22_Y3_N2; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.317 ns) + CELL(0.666 ns) = 16.285 ns; Loc. = LCFF_X22_Y3_N27; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 8.876 ns ( 54.50 % )
            Info: Total interconnect delay = 7.409 ns ( 45.50 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" Internal fmax is restricted to 360.1 MHz between source register "generator_semnalPWM:inst12|inst15" and destination register "generator_semnalPWM:inst12|inst15"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst15~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.287 ns
            Info: + Shortest clock path from clock "senzor_2" to destination register is 7.684 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
                Info: 2: + IC(2.253 ns) + CELL(0.206 ns) = 3.404 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
                Info: 3: + IC(0.406 ns) + CELL(0.206 ns) = 4.016 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[11]'
                Info: 4: + IC(1.086 ns) + CELL(0.370 ns) = 5.472 ns; Loc. = LCCOMB_X21_Y3_N30; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~1'
                Info: 5: + IC(0.616 ns) + CELL(0.615 ns) = 6.703 ns; Loc. = LCCOMB_X22_Y3_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
                Info: 6: + IC(0.315 ns) + CELL(0.666 ns) = 7.684 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
                Info: Total cell delay = 3.008 ns ( 39.15 % )
                Info: Total interconnect delay = 4.676 ns ( 60.85 % )
            Info: - Longest clock path from clock "senzor_2" to source register is 7.971 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
                Info: 2: + IC(2.253 ns) + CELL(0.206 ns) = 3.404 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
                Info: 3: + IC(0.403 ns) + CELL(0.206 ns) = 4.013 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 4; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
                Info: 4: + IC(1.078 ns) + CELL(0.651 ns) = 5.742 ns; Loc. = LCCOMB_X21_Y3_N6; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~0'
                Info: 5: + IC(0.659 ns) + CELL(0.589 ns) = 6.990 ns; Loc. = LCCOMB_X22_Y3_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
                Info: 6: + IC(0.315 ns) + CELL(0.666 ns) = 7.971 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
                Info: Total cell delay = 3.263 ns ( 40.94 % )
                Info: Total interconnect delay = 4.708 ns ( 59.06 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_4" Internal fmax is restricted to 360.1 MHz between source register "generator_semnalPWM:inst12|inst15" and destination register "generator_semnalPWM:inst12|inst15"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst15~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.287 ns
            Info: + Shortest clock path from clock "senzor_4" to destination register is 7.593 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
                Info: 2: + IC(2.002 ns) + CELL(0.366 ns) = 3.313 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
                Info: 3: + IC(0.406 ns) + CELL(0.206 ns) = 3.925 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[11]'
                Info: 4: + IC(1.086 ns) + CELL(0.370 ns) = 5.381 ns; Loc. = LCCOMB_X21_Y3_N30; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~1'
                Info: 5: + IC(0.616 ns) + CELL(0.615 ns) = 6.612 ns; Loc. = LCCOMB_X22_Y3_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
                Info: 6: + IC(0.315 ns) + CELL(0.666 ns) = 7.593 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
                Info: Total cell delay = 3.168 ns ( 41.72 % )
                Info: Total interconnect delay = 4.425 ns ( 58.28 % )
            Info: - Longest clock path from clock "senzor_4" to source register is 7.880 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
                Info: 2: + IC(2.002 ns) + CELL(0.366 ns) = 3.313 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
                Info: 3: + IC(0.403 ns) + CELL(0.206 ns) = 3.922 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 4; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
                Info: 4: + IC(1.078 ns) + CELL(0.651 ns) = 5.651 ns; Loc. = LCCOMB_X21_Y3_N6; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~0'
                Info: 5: + IC(0.659 ns) + CELL(0.589 ns) = 6.899 ns; Loc. = LCCOMB_X22_Y3_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
                Info: 6: + IC(0.315 ns) + CELL(0.666 ns) = 7.880 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
                Info: Total cell delay = 3.423 ns ( 43.44 % )
                Info: Total interconnect delay = 4.457 ns ( 56.56 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzon_1" has Internal fmax of 212.13 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.714 ns)
    Info: + Longest register to register delay is 3.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y8_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.369 ns) + CELL(0.596 ns) = 0.965 ns; Loc. = LCCOMB_X21_Y8_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.051 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.241 ns; Loc. = LCCOMB_X21_Y8_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.327 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.833 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 3; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 2.412 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 8: + IC(0.655 ns) + CELL(0.206 ns) = 3.273 ns; Loc. = LCCOMB_X20_Y8_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.876 ns ( 57.32 % )
        Info: Total interconnect delay = 1.397 ns ( 42.68 % )
    Info: - Smallest clock skew is -0.039 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.336 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 3; CLK Node = 'senzon_1'
            Info: 2: + IC(1.801 ns) + CELL(0.206 ns) = 2.952 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.640 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.330 ns) + CELL(0.366 ns) = 5.336 ns; Loc. = LCCOMB_X20_Y8_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.517 ns ( 28.43 % )
            Info: Total interconnect delay = 3.819 ns ( 71.57 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.375 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 3; CLK Node = 'senzon_1'
            Info: 2: + IC(1.801 ns) + CELL(0.206 ns) = 2.952 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.640 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.369 ns) + CELL(0.366 ns) = 5.375 ns; Loc. = LCCOMB_X21_Y8_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.517 ns ( 28.22 % )
            Info: Total interconnect delay = 3.858 ns ( 71.78 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Info: Clock "senzor_5" has Internal fmax of 212.13 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.714 ns)
    Info: + Longest register to register delay is 3.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y8_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.369 ns) + CELL(0.596 ns) = 0.965 ns; Loc. = LCCOMB_X21_Y8_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.051 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.241 ns; Loc. = LCCOMB_X21_Y8_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.327 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.833 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 3; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 2.412 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 8: + IC(0.655 ns) + CELL(0.206 ns) = 3.273 ns; Loc. = LCCOMB_X20_Y8_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.876 ns ( 57.32 % )
        Info: Total interconnect delay = 1.397 ns ( 42.68 % )
    Info: - Smallest clock skew is -0.039 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.040 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 3; CLK Node = 'senzor_5'
            Info: 2: + IC(1.355 ns) + CELL(0.366 ns) = 2.656 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.344 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.330 ns) + CELL(0.366 ns) = 5.040 ns; Loc. = LCCOMB_X20_Y8_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.667 ns ( 33.08 % )
            Info: Total interconnect delay = 3.373 ns ( 66.92 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.079 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 3; CLK Node = 'senzor_5'
            Info: 2: + IC(1.355 ns) + CELL(0.366 ns) = 2.656 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.344 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.369 ns) + CELL(0.366 ns) = 5.079 ns; Loc. = LCCOMB_X21_Y8_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.667 ns ( 32.82 % )
            Info: Total interconnect delay = 3.412 ns ( 67.18 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "clk" (Hold time is 6.1 ns)
    Info: + Largest clock skew is 6.599 ns
        Info: + Longest clock path from clock "clk" to destination register is 16.285 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.174 ns) + CELL(0.970 ns) = 5.736 ns; Loc. = LCFF_X25_Y3_N31; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(0.620 ns) + CELL(0.970 ns) = 7.326 ns; Loc. = LCFF_X24_Y3_N27; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 5: + IC(1.153 ns) + CELL(0.370 ns) = 8.849 ns; Loc. = LCCOMB_X21_Y3_N10; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 6: + IC(0.340 ns) + CELL(0.970 ns) = 10.159 ns; Loc. = LCFF_X21_Y3_N23; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst9'
            Info: 7: + IC(0.475 ns) + CELL(0.624 ns) = 11.258 ns; Loc. = LCCOMB_X21_Y3_N14; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 8: + IC(0.333 ns) + CELL(0.970 ns) = 12.561 ns; Loc. = LCFF_X21_Y3_N9; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 9: + IC(0.787 ns) + CELL(0.651 ns) = 13.999 ns; Loc. = LCCOMB_X21_Y3_N20; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst~0'
            Info: 10: + IC(0.688 ns) + CELL(0.615 ns) = 15.302 ns; Loc. = LCCOMB_X22_Y3_N2; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.317 ns) + CELL(0.666 ns) = 16.285 ns; Loc. = LCFF_X22_Y3_N27; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 8.876 ns ( 54.50 % )
            Info: Total interconnect delay = 7.409 ns ( 45.50 % )
        Info: - Shortest clock path from clock "clk" to source register is 9.686 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.174 ns) + CELL(0.970 ns) = 5.736 ns; Loc. = LCFF_X25_Y3_N31; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.158 ns) + CELL(0.206 ns) = 7.100 ns; Loc. = LCCOMB_X21_Y3_N16; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst6~0'
            Info: 5: + IC(0.649 ns) + CELL(0.206 ns) = 7.955 ns; Loc. = LCCOMB_X22_Y3_N16; Fanout = 2; COMB Node = 'generator_semnalPWM:inst12|inst6~1'
            Info: 6: + IC(0.378 ns) + CELL(0.370 ns) = 8.703 ns; Loc. = LCCOMB_X22_Y3_N2; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 7: + IC(0.317 ns) + CELL(0.666 ns) = 9.686 ns; Loc. = LCFF_X22_Y3_N27; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 4.488 ns ( 46.33 % )
            Info: Total interconnect delay = 5.198 ns ( 53.67 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N27; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X22_Y3_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X22_Y3_N27; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|factor_dc_driverA[11]" (data pin = "senzor_2", clock pin = "senzor_4") is 5.652 ns
    Info: + Longest pin to register delay is 8.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
        Info: 2: + IC(6.741 ns) + CELL(0.647 ns) = 8.333 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[11]'
        Info: Total cell delay = 1.592 ns ( 19.10 % )
        Info: Total interconnect delay = 6.741 ns ( 80.90 % )
    Info: + Micro setup delay of destination is 1.240 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 3.921 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
        Info: 2: + IC(2.002 ns) + CELL(0.366 ns) = 3.313 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
        Info: 3: + IC(0.402 ns) + CELL(0.206 ns) = 3.921 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[11]'
        Info: Total cell delay = 1.517 ns ( 38.69 % )
        Info: Total interconnect delay = 2.404 ns ( 61.31 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[1]" is 34.747 ns
    Info: + Longest clock path from clock "clk" to source register is 22.450 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(2.174 ns) + CELL(0.970 ns) = 5.736 ns; Loc. = LCFF_X25_Y3_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(1.124 ns) + CELL(0.970 ns) = 7.830 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.080 ns) + CELL(0.970 ns) = 9.880 ns; Loc. = LCFF_X22_Y6_N19; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.141 ns) + CELL(0.970 ns) = 11.991 ns; Loc. = LCFF_X21_Y10_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.394 ns) + CELL(0.970 ns) = 13.355 ns; Loc. = LCFF_X21_Y10_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.129 ns) + CELL(0.970 ns) = 15.454 ns; Loc. = LCFF_X22_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.065 ns) + CELL(0.970 ns) = 17.489 ns; Loc. = LCFF_X24_Y7_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.394 ns) + CELL(0.970 ns) = 18.853 ns; Loc. = LCFF_X24_Y7_N5; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.444 ns) + CELL(0.623 ns) = 19.920 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.020 ns) + CELL(0.000 ns) = 20.940 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.844 ns) + CELL(0.666 ns) = 22.450 ns; Loc. = LCFF_X22_Y8_N17; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 11.119 ns ( 49.53 % )
        Info: Total interconnect delay = 11.331 ns ( 50.47 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.993 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N17; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(0.517 ns) + CELL(0.370 ns) = 0.887 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 3; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(0.386 ns) + CELL(0.616 ns) = 1.889 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~5'
        Info: 4: + IC(1.779 ns) + CELL(0.589 ns) = 4.257 ns; Loc. = LCCOMB_X27_Y7_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~2'
        Info: 5: + IC(1.393 ns) + CELL(0.206 ns) = 5.856 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~10'
        Info: 6: + IC(2.901 ns) + CELL(3.236 ns) = 11.993 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.017 ns ( 41.83 % )
        Info: Total interconnect delay = 6.976 ns ( 58.17 % )
Info: Longest tpd from source pin "senzor_5" to destination pin "B_IN3_D1" is 16.164 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 3; CLK Node = 'senzor_5'
    Info: 2: + IC(6.262 ns) + CELL(0.650 ns) = 7.847 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
    Info: 3: + IC(1.350 ns) + CELL(0.370 ns) = 9.567 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~3'
    Info: 4: + IC(0.385 ns) + CELL(0.497 ns) = 10.449 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~9'
    Info: 5: + IC(2.479 ns) + CELL(3.236 ns) = 16.164 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'
    Info: Total cell delay = 5.688 ns ( 35.19 % )
    Info: Total interconnect delay = 10.476 ns ( 64.81 % )
Info: th for register "debouncing:inst16|inst" (data pin = "buton_START_STOP", clock pin = "clk") is 11.599 ns
    Info: + Longest clock path from clock "clk" to destination register is 18.549 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(2.174 ns) + CELL(0.970 ns) = 5.736 ns; Loc. = LCFF_X25_Y3_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(1.124 ns) + CELL(0.970 ns) = 7.830 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.080 ns) + CELL(0.970 ns) = 9.880 ns; Loc. = LCFF_X22_Y6_N19; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.141 ns) + CELL(0.970 ns) = 11.991 ns; Loc. = LCFF_X21_Y10_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.394 ns) + CELL(0.970 ns) = 13.355 ns; Loc. = LCFF_X21_Y10_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.129 ns) + CELL(0.970 ns) = 15.454 ns; Loc. = LCFF_X22_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.065 ns) + CELL(0.970 ns) = 17.489 ns; Loc. = LCFF_X24_Y7_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.394 ns) + CELL(0.666 ns) = 18.549 ns; Loc. = LCFF_X24_Y7_N21; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 9.526 ns ( 51.36 % )
        Info: Total interconnect delay = 9.023 ns ( 48.64 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.256 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'buton_START_STOP'
        Info: 2: + IC(6.007 ns) + CELL(0.206 ns) = 7.148 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 1; COMB Node = 'debouncing:inst16|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.256 ns; Loc. = LCFF_X24_Y7_N21; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 1.249 ns ( 17.21 % )
        Info: Total interconnect delay = 6.007 ns ( 82.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Wed Apr 24 20:33:35 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


