###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
<<<<<<< HEAD
#  OS:                Linux x86_64(Host ID ieng6-ece-03.ucsd.edu)
#  Generated on:      Thu Mar 23 11:19:22 2023
=======
#  OS:                Linux x86_64(Host ID ieng6-ece-10.ucsd.edu)
#  Generated on:      Thu Mar 23 15:30:10 2023
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
#  Design:            dualcore
#  Command:           report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__1_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__1_/D (v) checked with  leading 
edge of 'clk1'
<<<<<<< HEAD
Beginpoint: normalizer_inst/sum_reg_5_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.423
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.433
  Arrival Time                  0.773
  Slack Time                   -1.660
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_5_                | CP ^         |          |       |   0.340 |    2.001 | 
     | normalizer_inst/sum_reg_5_                | CP ^ -> Q v  | DFKCNQD4 | 0.063 |   0.403 |    2.064 | 
     | normalizer_inst/FE_OCPC3398_sum_5         | I v -> ZN ^  | INVD12   | 0.016 |   0.419 |    2.080 | 
     | normalizer_inst/FE_OCPC3615_FE_OFN15777_n | I ^ -> ZN v  | INVD12   | 0.015 |   0.434 |    2.095 | 
     | normalizer_inst/U10168                    | A2 v -> ZN ^ | ND2D8    | 0.015 |   0.449 |    2.110 | 
     | normalizer_inst/U9242                     | A2 ^ -> ZN v | ND2D4    | 0.012 |   0.461 |    2.122 | 
     | normalizer_inst/U2733                     | I v -> ZN ^  | INVD1    | 0.018 |   0.479 |    2.139 | 
     | normalizer_inst/U5861                     | A1 ^ -> ZN v | ND2D1    | 0.022 |   0.500 |    2.161 | 
     | normalizer_inst/U5062                     | B1 v -> ZN ^ | IND2D4   | 0.046 |   0.547 |    2.207 | 
     | normalizer_inst/FE_OFC949_n15070          | I ^ -> ZN v  | CKND6    | 0.061 |   0.608 |    2.268 | 
     | normalizer_inst/U15255                    | A2 v -> ZN ^ | ND2D0    | 0.033 |   0.641 |    2.301 | 
     | normalizer_inst/FE_PHC8534_n14372         | I ^ -> Z ^   | BUFFD1   | 0.028 |   0.669 |    2.329 | 
     | normalizer_inst/U14195                    | A2 ^ -> ZN v | AOI211D0 | 0.020 |   0.689 |    2.350 | 
     | normalizer_inst/FE_RC_55_0                | C v -> ZN ^  | OAI211D0 | 0.024 |   0.713 |    2.374 | 
     | normalizer_inst/U7948                     | C ^ -> ZN v  | OAI211D1 | 0.031 |   0.745 |    2.405 | 
     | normalizer_inst/FE_OCPC3347_n15551        | I v -> Z v   | CKBD0    | 0.028 |   0.773 |    2.433 | 
     | normalizer_inst/div_out_1_reg_0__1_       | D v          | DFQD1    | 0.000 |   0.773 |    2.433 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_5_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.418
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.428
  Arrival Time                  0.773
  Slack Time                   -1.654
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_5_                | CP ^         |          |       |   0.340 |    1.994 | 
     | normalizer_inst/sum_reg_5_                | CP ^ -> Q ^  | DFKCNQD4 | 0.065 |   0.405 |    2.059 | 
     | normalizer_inst/FE_OCPC3398_sum_5         | I ^ -> ZN v  | INVD12   | 0.013 |   0.418 |    2.072 | 
     | normalizer_inst/FE_OCPC3615_FE_OFN15777_n | I v -> ZN ^  | INVD12   | 0.019 |   0.437 |    2.091 | 
     | normalizer_inst/U10168                    | A2 ^ -> ZN v | ND2D8    | 0.017 |   0.454 |    2.108 | 
     | normalizer_inst/U9242                     | A2 v -> ZN ^ | ND2D4    | 0.012 |   0.466 |    2.120 | 
     | normalizer_inst/U2733                     | I ^ -> ZN v  | INVD1    | 0.013 |   0.479 |    2.133 | 
     | normalizer_inst/U5861                     | A1 v -> ZN ^ | ND2D1    | 0.019 |   0.498 |    2.152 | 
     | normalizer_inst/U5062                     | B1 ^ -> ZN v | IND2D4   | 0.050 |   0.548 |    2.202 | 
     | normalizer_inst/FE_OFC949_n15070          | I v -> ZN ^  | CKND6    | 0.072 |   0.620 |    2.274 | 
     | normalizer_inst/U15255                    | A2 ^ -> ZN v | ND2D0    | 0.028 |   0.648 |    2.302 | 
     | normalizer_inst/FE_PHC8534_n14372         | I v -> Z v   | BUFFD1   | 0.030 |   0.677 |    2.331 | 
     | normalizer_inst/FE_RC_1453_0              | C v -> ZN ^  | OAI211D0 | 0.022 |   0.700 |    2.354 | 
     | normalizer_inst/FE_RC_55_0                | A1 ^ -> ZN v | OAI211D0 | 0.032 |   0.731 |    2.385 | 
     | normalizer_inst/U7948                     | C v -> ZN ^  | OAI211D1 | 0.027 |   0.759 |    2.413 | 
     | normalizer_inst/U7947                     | S1 ^ -> ZN v | MUX3ND0  | 0.015 |   0.773 |    2.428 | 
     | normalizer_inst/div_out_1_reg_0__0_       | D v          | DFQD1    | 0.000 |   0.773 |    2.428 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_3_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.402
  Arrival Time                  0.760
  Slack Time                   -1.642
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
=======
Beginpoint: normalizer_inst/sum_reg_9_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.783
  Arrival Time                  0.433
  Slack Time                   -0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
<<<<<<< HEAD
     | normalizer_inst/sum_reg_3_          | CP ^         |          |       |   0.340 |    1.982 | 
     | normalizer_inst/sum_reg_3_          | CP ^ -> Q v  | DFKCNQD4 | 0.068 |   0.408 |    2.051 | 
     | normalizer_inst/FE_OCPC3578_sum_3   | I v -> ZN ^  | INVD6    | 0.022 |   0.430 |    2.073 | 
     | normalizer_inst/U11472              | A2 ^ -> ZN v | ND2D2    | 0.018 |   0.448 |    2.090 | 
     | normalizer_inst/FE_RC_1782_0        | A2 v -> ZN v | IOA21D4  | 0.037 |   0.485 |    2.127 | 
     | normalizer_inst/FE_OCPC3233_n3282   | I v -> Z v   | BUFFD6   | 0.032 |   0.517 |    2.160 | 
     | normalizer_inst/FE_OCPC3234_n3282   | I v -> ZN ^  | INVD6    | 0.041 |   0.558 |    2.201 | 
     | normalizer_inst/U13150              | A2 ^ -> Z ^  | CKAN2D0  | 0.033 |   0.591 |    2.233 | 
     | normalizer_inst/U2698               | A1 ^ -> ZN v | NR2D0    | 0.013 |   0.604 |    2.246 | 
     | normalizer_inst/FE_RC_33_0          | A1 v -> ZN ^ | AOI21D1  | 0.033 |   0.637 |    2.279 | 
     | normalizer_inst/U13099              | A1 ^ -> ZN v | OAI21D0  | 0.019 |   0.656 |    2.298 | 
     | normalizer_inst/FE_PHC6420_n6616    | I v -> Z v   | BUFFD1   | 0.030 |   0.687 |    2.329 | 
     | normalizer_inst/U11893              | A1 v -> ZN ^ | CKND2D0  | 0.018 |   0.704 |    2.347 | 
     | normalizer_inst/U13430              | A2 ^ -> ZN v | ND3D0    | 0.025 |   0.729 |    2.372 | 
     | normalizer_inst/U13429              | A2 v -> ZN ^ | ND2D1    | 0.016 |   0.746 |    2.388 | 
     | normalizer_inst/U11837              | I2 ^ -> ZN v | MUX3ND0  | 0.014 |   0.760 |    2.402 | 
     | normalizer_inst/div_out_2_reg_0__0_ | D v          | DFQD1    | 0.000 |   0.760 |    2.402 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_8_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.402
  Arrival Time                  0.762
  Slack Time                   -1.639
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                              |              |          |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_8_                   | CP ^         |          |       |   0.340 |    1.980 | 
     | normalizer_inst/sum_reg_8_                   | CP ^ -> Q v  | DFKCNQD4 | 0.067 |   0.407 |    2.047 | 
     | normalizer_inst/FE_OCPC3587_sum_8            | I v -> Z v   | BUFFD16  | 0.028 |   0.435 |    2.074 | 
     | normalizer_inst/FE_OCPC5041_sum_8            | I v -> Z v   | BUFFD8   | 0.042 |   0.477 |    2.116 | 
     | normalizer_inst/FE_PHC6433_FE_OCPN5041_sum_8 | I v -> Z v   | CKBD1    | 0.022 |   0.499 |    2.138 | 
     | normalizer_inst/FE_OCPC3671_sum_8            | I v -> Z v   | CKBD0    | 0.026 |   0.525 |    2.164 | 
     | normalizer_inst/FE_OFC2672_sum_8             | I v -> Z v   | CKBD2    | 0.065 |   0.589 |    2.229 | 
     | normalizer_inst/U4526                        | A2 v -> ZN ^ | CKND2D0  | 0.036 |   0.626 |    2.265 | 
     | normalizer_inst/U6100                        | A1 ^ -> ZN v | CKND2D0  | 0.016 |   0.642 |    2.281 | 
     | normalizer_inst/U9316                        | A2 v -> ZN ^ | NR2D0    | 0.028 |   0.670 |    2.309 | 
     | normalizer_inst/U11417                       | B ^ -> ZN v  | OAI21D0  | 0.023 |   0.693 |    2.332 | 
     | normalizer_inst/U10331                       | A1 v -> ZN ^ | CKND2D2  | 0.025 |   0.718 |    2.357 | 
     | normalizer_inst/U10329                       | B ^ -> ZN v  | OAI21D1  | 0.015 |   0.733 |    2.372 | 
     | normalizer_inst/FE_RC_576_0                  | A2 v -> ZN ^ | ND2D1    | 0.017 |   0.750 |    2.390 | 
     | normalizer_inst/U14081                       | S1 ^ -> ZN v | MUX3ND0  | 0.012 |   0.762 |    2.402 | 
     | normalizer_inst/div_out_2_reg_1__0_          | D v          | DFQD1    | 0.000 |   0.762 |    2.402 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__1_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__1_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_8_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.402
  Arrival Time                  0.765
  Slack Time                   -1.637
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                              |              |          |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_8_                   | CP ^         |          |       |   0.340 |    1.977 | 
     | normalizer_inst/sum_reg_8_                   | CP ^ -> Q ^  | DFKCNQD4 | 0.070 |   0.411 |    2.047 | 
     | normalizer_inst/FE_OCPC3587_sum_8            | I ^ -> Z ^   | BUFFD16  | 0.029 |   0.439 |    2.076 | 
     | normalizer_inst/FE_OCPC5041_sum_8            | I ^ -> Z ^   | BUFFD8   | 0.043 |   0.482 |    2.119 | 
     | normalizer_inst/FE_PHC6433_FE_OCPN5041_sum_8 | I ^ -> Z ^   | CKBD1    | 0.022 |   0.504 |    2.141 | 
     | normalizer_inst/FE_OCPC3671_sum_8            | I ^ -> Z ^   | CKBD0    | 0.027 |   0.531 |    2.168 | 
     | normalizer_inst/FE_OFC2672_sum_8             | I ^ -> Z ^   | CKBD2    | 0.073 |   0.604 |    2.241 | 
     | normalizer_inst/U4526                        | A2 ^ -> ZN v | CKND2D0  | 0.025 |   0.629 |    2.266 | 
     | normalizer_inst/U6100                        | A1 v -> ZN ^ | CKND2D0  | 0.019 |   0.648 |    2.284 | 
     | normalizer_inst/U9316                        | A2 ^ -> ZN v | NR2D0    | 0.013 |   0.661 |    2.298 | 
     | normalizer_inst/U11417                       | B v -> ZN ^  | OAI21D0  | 0.022 |   0.683 |    2.320 | 
     | normalizer_inst/U10331                       | A1 ^ -> ZN v | CKND2D2  | 0.022 |   0.705 |    2.342 | 
     | normalizer_inst/U10329                       | B v -> ZN ^  | OAI21D1  | 0.017 |   0.722 |    2.358 | 
     | normalizer_inst/FE_RC_576_0                  | A2 ^ -> ZN v | ND2D1    | 0.019 |   0.740 |    2.377 | 
     | normalizer_inst/FE_OCPC3501_n15552           | I v -> Z v   | CKBD0    | 0.025 |   0.765 |    2.402 | 
     | normalizer_inst/div_out_2_reg_1__1_          | D v          | DFQD1    | 0.000 |   0.765 |    2.402 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_5_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.402
  Arrival Time                  0.775
  Slack Time                   -1.627
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_5_                | CP ^         |          |       |   0.340 |    1.967 | 
     | normalizer_inst/sum_reg_5_                | CP ^ -> Q ^  | DFKCNQD4 | 0.065 |   0.405 |    2.032 | 
     | normalizer_inst/FE_OCPC3398_sum_5         | I ^ -> ZN v  | INVD12   | 0.013 |   0.418 |    2.045 | 
     | normalizer_inst/FE_OCPC3615_FE_OFN15777_n | I v -> ZN ^  | INVD12   | 0.019 |   0.437 |    2.063 | 
     | normalizer_inst/U13589                    | A2 ^ -> Z ^  | CKXOR2D1 | 0.034 |   0.471 |    2.097 | 
     | normalizer_inst/FE_RC_2140_0              | A2 ^ -> Z ^  | CKXOR2D1 | 0.034 |   0.505 |    2.132 | 
     | normalizer_inst/FE_OCPC3957_FE_RN_57      | I ^ -> Z ^   | BUFFD8   | 0.029 |   0.534 |    2.161 | 
     | normalizer_inst/FE_OFC1106_n10225         | I ^ -> ZN v  | CKND16   | 0.020 |   0.554 |    2.181 | 
     | normalizer_inst/FE_OFC1891_n10225         | I v -> Z v   | CKBD2    | 0.057 |   0.611 |    2.238 | 
     | normalizer_inst/U10802                    | A2 v -> ZN ^ | CKND2D0  | 0.032 |   0.643 |    2.270 | 
     | normalizer_inst/U15043                    | B ^ -> ZN v  | OAI21D0  | 0.022 |   0.666 |    2.292 | 
     | normalizer_inst/U15044                    | B v -> ZN ^  | AOI21D2  | 0.025 |   0.691 |    2.317 | 
     | normalizer_inst/U10803                    | A1 ^ -> ZN v | NR2D0    | 0.016 |   0.707 |    2.333 | 
     | normalizer_inst/U13685                    | A1 v -> ZN ^ | OAI21D1  | 0.017 |   0.724 |    2.351 | 
     | normalizer_inst/U13947                    | A1 ^ -> ZN v | CKND2D1  | 0.014 |   0.739 |    2.365 | 
     | normalizer_inst/U14215                    | A2 v -> ZN ^ | ND3D1    | 0.015 |   0.753 |    2.380 | 
     | normalizer_inst/U15051                    | C ^ -> ZN v  | OAI211D1 | 0.021 |   0.775 |    2.402 | 
     | normalizer_inst/div_out_1_reg_1__0_       | D v          | DFQD1    | 0.000 |   0.775 |    2.402 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__1_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__1_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_0_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.403
  Arrival Time                  0.777
  Slack Time                   -1.626
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +---------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                            |              |          |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_0_                 | CP ^         |          |       |   0.340 |    1.967 | 
     | normalizer_inst/sum_reg_0_                 | CP ^ -> Q v  | DFKCNQD4 | 0.065 |   0.405 |    2.032 | 
     | normalizer_inst/FE_OCPC3348_sum_0          | I v -> ZN ^  | INVD16   | 0.017 |   0.423 |    2.049 | 
     | normalizer_inst/FE_OCPC3349_sum_0          | I ^ -> ZN v  | INVD3    | 0.027 |   0.450 |    2.076 | 
     | normalizer_inst/FE_PHC7884_FE_OFN106_n6069 | I v -> Z v   | BUFFD8   | 0.033 |   0.483 |    2.109 | 
     | normalizer_inst/FE_OFC1914_sum_0           | I v -> Z v   | BUFFD1   | 0.045 |   0.527 |    2.154 | 
     | normalizer_inst/U14955                     | A2 v -> ZN ^ | CKND2D0  | 0.044 |   0.572 |    2.198 | 
     | normalizer_inst/U3186                      | A2 ^ -> ZN v | ND3D4    | 0.041 |   0.613 |    2.239 | 
     | normalizer_inst/FE_RC_907_0                | B1 v -> ZN ^ | IND3D0   | 0.027 |   0.639 |    2.265 | 
     | normalizer_inst/U6060                      | C ^ -> ZN v  | OAI211D0 | 0.025 |   0.664 |    2.290 | 
     | normalizer_inst/FE_PHC7347_n12982          | I v -> Z v   | BUFFD1   | 0.032 |   0.695 |    2.322 | 
     | normalizer_inst/U10782                     | A1 v -> ZN ^ | CKND2D1  | 0.018 |   0.713 |    2.340 | 
     | normalizer_inst/U11991                     | A2 ^ -> ZN v | AOI211D1 | 0.021 |   0.734 |    2.360 | 
     | normalizer_inst/U9787                      | A1 v -> ZN ^ | NR2XD0   | 0.024 |   0.758 |    2.384 | 
     | normalizer_inst/FE_RC_887_0                | A2 ^ -> ZN v | OAI21D1  | 0.019 |   0.777 |    2.403 | 
     | normalizer_inst/div_out_1_reg_1__1_        | D v          | DFQD1    | 0.000 |   0.777 |    2.403 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__2_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_8_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.402
  Arrival Time                  0.777
  Slack Time                   -1.625
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_8_                    | CP ^         |          |       |   0.340 |    1.965 | 
     | normalizer_inst/sum_reg_8_                    | CP ^ -> Q ^  | DFKCNQD4 | 0.070 |   0.411 |    2.035 | 
     | normalizer_inst/FE_OCPC3587_sum_8             | I ^ -> Z ^   | BUFFD16  | 0.029 |   0.439 |    2.064 | 
     | normalizer_inst/FE_OCPC5041_sum_8             | I ^ -> Z ^   | BUFFD8   | 0.043 |   0.482 |    2.107 | 
     | normalizer_inst/FE_PHC6433_FE_OCPN5041_sum_8  | I ^ -> Z ^   | CKBD1    | 0.022 |   0.504 |    2.129 | 
     | normalizer_inst/FE_OCPC3671_sum_8             | I ^ -> Z ^   | CKBD0    | 0.027 |   0.531 |    2.156 | 
     | normalizer_inst/FE_OFC2672_sum_8              | I ^ -> Z ^   | CKBD2    | 0.073 |   0.604 |    2.229 | 
     | normalizer_inst/U4526                         | A2 ^ -> ZN v | CKND2D0  | 0.025 |   0.629 |    2.254 | 
     | normalizer_inst/U6100                         | A1 v -> ZN ^ | CKND2D0  | 0.019 |   0.648 |    2.273 | 
     | normalizer_inst/U9316                         | A2 ^ -> ZN v | NR2D0    | 0.013 |   0.661 |    2.286 | 
     | normalizer_inst/U11417                        | B v -> ZN ^  | OAI21D0  | 0.022 |   0.684 |    2.308 | 
     | normalizer_inst/U10331                        | A1 ^ -> ZN v | CKND2D2  | 0.022 |   0.705 |    2.330 | 
     | normalizer_inst/FE_PHC7245_n15547             | I v -> Z v   | CKBD0    | 0.024 |   0.729 |    2.354 | 
     | normalizer_inst/FE_OCPC4579_n15547            | I v -> Z v   | CKBD0    | 0.024 |   0.753 |    2.378 | 
     | normalizer_inst/FE_PHC5670_FE_OCPN4579_n15547 | I v -> Z v   | CKBD0    | 0.024 |   0.777 |    2.402 | 
     | normalizer_inst/div_out_2_reg_1__2_           | D v          | DFQD1    | 0.000 |   0.777 |    2.402 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__1_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__1_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_8_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.393
  Arrival Time                  0.790
  Slack Time                   -1.603
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                              |              |          |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_8_                   | CP ^         |          |       |   0.340 |    1.943 | 
     | normalizer_inst/sum_reg_8_                   | CP ^ -> Q v  | DFKCNQD4 | 0.067 |   0.407 |    2.010 | 
     | normalizer_inst/FE_OCPC3587_sum_8            | I v -> Z v   | BUFFD16  | 0.028 |   0.435 |    2.038 | 
     | normalizer_inst/FE_OCPC5041_sum_8            | I v -> Z v   | BUFFD8   | 0.042 |   0.477 |    2.079 | 
     | normalizer_inst/FE_PHC6433_FE_OCPN5041_sum_8 | I v -> Z v   | CKBD1    | 0.022 |   0.499 |    2.101 | 
     | normalizer_inst/FE_OCPC3671_sum_8            | I v -> Z v   | CKBD0    | 0.026 |   0.525 |    2.127 | 
     | normalizer_inst/FE_OFC2672_sum_8             | I v -> Z v   | CKBD2    | 0.065 |   0.589 |    2.192 | 
     | normalizer_inst/FE_RC_1732_0                 | A2 v -> ZN ^ | CKND2D0  | 0.039 |   0.628 |    2.231 | 
     | normalizer_inst/FE_PHC8213_n15056            | I ^ -> Z ^   | CKBD1    | 0.021 |   0.649 |    2.252 | 
     | normalizer_inst/U13954_dup                   | A1 ^ -> ZN v | AOI21D1  | 0.016 |   0.665 |    2.268 | 
     | normalizer_inst/U13953                       | B v -> ZN ^  | OAI211D0 | 0.018 |   0.683 |    2.286 | 
     | normalizer_inst/FE_PHC6419_n8901             | I ^ -> Z ^   | BUFFD0   | 0.033 |   0.716 |    2.319 | 
     | normalizer_inst/U14187                       | A1 ^ -> ZN v | AOI31D1  | 0.024 |   0.741 |    2.343 | 
     | normalizer_inst/U9603                        | A1 v -> ZN ^ | OAI21D1  | 0.025 |   0.765 |    2.368 | 
     | normalizer_inst/FE_OCPC4450_n15550           | I ^ -> Z ^   | CKBD0    | 0.025 |   0.790 |    2.393 | 
     | normalizer_inst/div_out_2_reg_0__1_          | D ^          | DFQD1    | 0.000 |   0.790 |    2.393 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__2_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.418
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.428
  Arrival Time                  0.826
  Slack Time                   -1.602
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                              |              |          |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_                   | CP ^         |          |       |   0.340 |    1.942 | 
     | normalizer_inst/sum_reg_9_                   | CP ^ -> Q ^  | DFKCNQD4 | 0.071 |   0.410 |    2.013 | 
     | normalizer_inst/FE_OCPC3547_sum_9            | I ^ -> ZN v  | INVD12   | 0.014 |   0.424 |    2.027 | 
     | normalizer_inst/FE_OCPC3549_sum_9            | I v -> ZN ^  | INVD16   | 0.021 |   0.446 |    2.048 | 
     | normalizer_inst/FE_OCPC3449_sum_9            | I ^ -> ZN v  | CKND2    | 0.022 |   0.467 |    2.070 | 
     | normalizer_inst/U9403                        | A2 v -> ZN ^ | CKND2D8  | 0.017 |   0.484 |    2.086 | 
     | normalizer_inst/FE_PHC5745_n5780             | I ^ -> Z ^   | BUFFD0   | 0.027 |   0.511 |    2.113 | 
     | normalizer_inst/FE_PHC5377_n5780             | I ^ -> Z ^   | CKBD0    | 0.022 |   0.533 |    2.135 | 
     | normalizer_inst/FE_OFC2663_n5780             | I ^ -> Z ^   | BUFFD1   | 0.043 |   0.576 |    2.178 | 
     | normalizer_inst/FE_PHC8606_FE_OFN16041_n5780 | I ^ -> Z ^   | BUFFD1   | 0.056 |   0.632 |    2.234 | 
     | normalizer_inst/U8233                        | A2 ^ -> ZN v | CKND2D0  | 0.025 |   0.657 |    2.259 | 
     | normalizer_inst/FE_RC_889_0                  | A3 v -> ZN ^ | ND3D0    | 0.019 |   0.676 |    2.278 | 
     | normalizer_inst/U3074                        | A2 ^ -> ZN v | NR2D0    | 0.012 |   0.688 |    2.291 | 
     | normalizer_inst/U9653                        | A2 v -> ZN ^ | NR2XD0   | 0.021 |   0.710 |    2.312 | 
     | normalizer_inst/U3089                        | A2 ^ -> ZN v | CKND2D1  | 0.013 |   0.723 |    2.326 | 
     | normalizer_inst/FE_PHC7036_n15545            | I v -> Z v   | BUFFD2   | 0.022 |   0.746 |    2.348 | 
     | normalizer_inst/FE_OCPC3021_n15545           | I v -> ZN ^  | CKND1    | 0.010 |   0.755 |    2.358 | 
     | normalizer_inst/FE_PHC5664_n910              | I ^ -> Z ^   | BUFFD1   | 0.028 |   0.784 |    2.386 | 
     | normalizer_inst/FE_OCPC4571_n910             | I ^ -> Z ^   | CKBD0    | 0.025 |   0.809 |    2.411 | 
     | normalizer_inst/FE_OCPC3022_n15545           | I ^ -> ZN v  | CKND0    | 0.017 |   0.826 |    2.428 | 
     | normalizer_inst/div_out_1_reg_0__2_          | D v          | DFQD1    | 0.000 |   0.826 |    2.428 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_13_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.386
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.390
  Arrival Time                  0.797
  Slack Time                   -1.593
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                |              |          |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_13_                    | CP ^         |          |       |   0.340 |    1.933 | 
     | normalizer_inst/sum_reg_13_                    | CP ^ -> Q v  | DFKCNQD1 | 0.086 |   0.426 |    2.019 | 
     | normalizer_inst/FE_OCPC3272_sum_13             | I v -> Z v   | BUFFD2   | 0.055 |   0.481 |    2.074 | 
     | normalizer_inst/FE_PHC6534_FE_OCPN16287_sum_13 | I v -> Z v   | CKBD0    | 0.044 |   0.525 |    2.118 | 
     | normalizer_inst/FE_RC_425_0                    | A2 v -> ZN ^ | CKND2D0  | 0.020 |   0.545 |    2.138 | 
     | normalizer_inst/FE_RC_423_0                    | A2 ^ -> ZN v | CKND2D0  | 0.018 |   0.563 |    2.156 | 
     | normalizer_inst/FE_RC_424_0                    | I v -> ZN ^  | CKND0    | 0.027 |   0.590 |    2.183 | 
     | normalizer_inst/U7712                          | A2 ^ -> ZN v | CKND2D0  | 0.017 |   0.608 |    2.201 | 
     | normalizer_inst/U10223                         | A1 v -> ZN ^ | CKND2D0  | 0.022 |   0.630 |    2.223 | 
     | normalizer_inst/U6252                          | A1 ^ -> ZN v | NR2XD0   | 0.023 |   0.653 |    2.246 | 
     | normalizer_inst/U10222                         | A2 v -> ZN ^ | CKND2D2  | 0.024 |   0.677 |    2.270 | 
     | normalizer_inst/FE_OCPC3626_n4206              | I ^ -> Z ^   | CKBD1    | 0.017 |   0.694 |    2.287 | 
     | normalizer_inst/FE_PHC5608_FE_OCPN3626_n4206   | I ^ -> Z ^   | BUFFD1   | 0.017 |   0.711 |    2.304 | 
     | normalizer_inst/FE_PHC6058_FE_OCPN3626_n4206   | I ^ -> Z ^   | BUFFD1   | 0.022 |   0.733 |    2.326 | 
     | normalizer_inst/FE_PHC7951_FE_OCPN3626_n4206   | I ^ -> Z ^   | CKBD4    | 0.019 |   0.752 |    2.345 | 
     | normalizer_inst/FE_PHC6954_FE_OCPN3626_n4206   | I ^ -> Z ^   | CKBD0    | 0.022 |   0.774 |    2.367 | 
     | normalizer_inst/FE_PHC7967_FE_OCPN3626_n4206   | I ^ -> Z ^   | CKBD0    | 0.023 |   0.797 |    2.390 | 
     | normalizer_inst/div_out_2_reg_1__5_            | D ^          | DFQD1    | 0.000 |   0.797 |    2.390 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__7_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_0__3_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.387
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.400
  Arrival Time                  0.809
  Slack Time                   -1.590
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.341
     = Beginpoint Arrival Time       0.341
     +--------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                            |              |         |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_0__3_         | CP ^         |         |       |   0.341 |    1.932 | 
     | normalizer_inst/div_in_2_reg_0__3_         | CP ^ -> Q ^  | DFQD4   | 0.070 |   0.411 |    2.002 | 
     | normalizer_inst/U12770                     | A2 ^ -> ZN v | CKND2D0 | 0.019 |   0.430 |    2.020 | 
     | normalizer_inst/U13340                     | A2 v -> Z v  | CKAN2D1 | 0.044 |   0.475 |    2.065 | 
     | normalizer_inst/U2878                      | A2 v -> ZN ^ | NR2D8   | 0.029 |   0.503 |    2.093 | 
     | normalizer_inst/U3037                      | A1 ^ -> ZN v | NR2XD4  | 0.016 |   0.519 |    2.109 | 
     | normalizer_inst/U2802                      | A2 v -> ZN ^ | ND2D8   | 0.013 |   0.532 |    2.122 | 
     | normalizer_inst/U2801_dup                  | A1 ^ -> ZN v | NR2XD8  | 0.009 |   0.541 |    2.132 | 
     | normalizer_inst/U12085                     | A1 v -> ZN ^ | NR2D4   | 0.012 |   0.554 |    2.144 | 
     | normalizer_inst/U1116                      | A1 ^ -> ZN v | ND2D1   | 0.015 |   0.569 |    2.159 | 
     | normalizer_inst/FE_RC_1913_0               | A1 v -> Z v  | AN2D4   | 0.020 |   0.589 |    2.179 | 
     | normalizer_inst/U8086                      | A2 v -> ZN ^ | ND2D4   | 0.011 |   0.600 |    2.190 | 
     | normalizer_inst/U10828                     | A1 ^ -> ZN v | ND2D4   | 0.013 |   0.612 |    2.203 | 
     | normalizer_inst/U11695                     | A1 v -> ZN ^ | ND3D8   | 0.010 |   0.622 |    2.212 | 
     | normalizer_inst/FE_OFC1672_n6581           | I ^ -> ZN v  | INVD4   | 0.006 |   0.629 |    2.219 | 
     | normalizer_inst/FE_PHC6060_FE_DBTN16_n6581 | I v -> Z v   | CKBD0   | 0.021 |   0.650 |    2.240 | 
     | normalizer_inst/FE_PHC5569_FE_DBTN16_n6581 | I v -> Z v   | BUFFD3  | 0.021 |   0.670 |    2.261 | 
     | normalizer_inst/FE_PHC7931_FE_DBTN16_n6581 | I v -> Z v   | BUFFD2  | 0.034 |   0.704 |    2.294 | 
     | normalizer_inst/U801                       | A1 v -> ZN ^ | NR2D0   | 0.026 |   0.731 |    2.321 | 
     | normalizer_inst/FE_PHC6124_n1670           | I ^ -> Z ^   | BUFFD1  | 0.034 |   0.764 |    2.355 | 
     | normalizer_inst/U8838                      | A2 ^ -> ZN v | NR2D0   | 0.015 |   0.779 |    2.369 | 
     | normalizer_inst/FE_PHC7959_N514            | I v -> Z v   | CKBD0   | 0.031 |   0.809 |    2.400 | 
     | normalizer_inst/div_out_2_reg_0__7_        | D v          | DFQD1   | 0.000 |   0.809 |    2.400 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__2_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_0_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.402
  Arrival Time                  0.816
  Slack Time                   -1.587
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +---------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                            |              |          |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_0_                 | CP ^         |          |       |   0.340 |    1.927 | 
     | normalizer_inst/sum_reg_0_                 | CP ^ -> Q v  | DFKCNQD4 | 0.065 |   0.405 |    1.992 | 
     | normalizer_inst/FE_OCPC3348_sum_0          | I v -> ZN ^  | INVD16   | 0.017 |   0.422 |    2.009 | 
     | normalizer_inst/FE_OCPC3349_sum_0          | I ^ -> ZN v  | INVD3    | 0.027 |   0.450 |    2.036 | 
     | normalizer_inst/FE_PHC7884_FE_OFN106_n6069 | I v -> Z v   | BUFFD8   | 0.033 |   0.482 |    2.069 | 
     | normalizer_inst/FE_OFC1914_sum_0           | I v -> Z v   | BUFFD1   | 0.045 |   0.527 |    2.114 | 
     | normalizer_inst/U14955                     | A2 v -> ZN ^ | CKND2D0  | 0.044 |   0.572 |    2.158 | 
     | normalizer_inst/U3186                      | A2 ^ -> ZN v | ND3D4    | 0.041 |   0.612 |    2.199 | 
     | normalizer_inst/FE_PHC8434_n6841           | I v -> Z v   | BUFFD1   | 0.030 |   0.643 |    2.229 | 
     | normalizer_inst/FE_PHC7267_n6841           | I v -> Z v   | CKBD0    | 0.021 |   0.663 |    2.250 | 
     | normalizer_inst/U3512                      | A2 v -> ZN ^ | ND3D0    | 0.015 |   0.678 |    2.265 | 
     | normalizer_inst/U142                       | I ^ -> ZN v  | CKND0    | 0.014 |   0.692 |    2.278 | 
     | normalizer_inst/U13597                     | A2 v -> ZN ^ | NR2XD0   | 0.022 |   0.714 |    2.300 | 
     | normalizer_inst/U13820                     | A1 ^ -> ZN v | NR2XD1   | 0.020 |   0.733 |    2.320 | 
     | normalizer_inst/U8873                      | A2 v -> ZN ^ | OAI211D2 | 0.019 |   0.753 |    2.339 | 
     | normalizer_inst/U3997                      | A1 ^ -> ZN v | CKND2D2  | 0.016 |   0.768 |    2.355 | 
     | normalizer_inst/FE_PHC5667_n15557          | I v -> Z v   | CKBD0    | 0.021 |   0.790 |    2.376 | 
     | normalizer_inst/FE_OCPC4612_n15557         | I v -> Z v   | CKBD0    | 0.026 |   0.816 |    2.402 | 
     | normalizer_inst/div_out_1_reg_1__2_        | D v          | DFQD1    | 0.000 |   0.816 |    2.402 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__3_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_13_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.387
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.401
  Arrival Time                  0.826
  Slack Time                   -1.575
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                |              |          |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_13_                    | CP ^         |          |       |   0.340 |    1.915 | 
     | normalizer_inst/sum_reg_13_                    | CP ^ -> Q ^  | DFKCNQD1 | 0.089 |   0.429 |    2.004 | 
     | normalizer_inst/FE_OCPC3272_sum_13             | I ^ -> Z ^   | BUFFD2   | 0.065 |   0.494 |    2.069 | 
     | normalizer_inst/FE_PHC6534_FE_OCPN16287_sum_13 | I ^ -> Z ^   | CKBD0    | 0.045 |   0.539 |    2.114 | 
     | normalizer_inst/FE_RC_425_0                    | A2 ^ -> ZN v | CKND2D0  | 0.015 |   0.554 |    2.129 | 
     | normalizer_inst/FE_RC_423_0                    | A2 v -> ZN ^ | CKND2D0  | 0.020 |   0.575 |    2.149 | 
     | normalizer_inst/FE_RC_424_0                    | I ^ -> ZN v  | CKND0    | 0.024 |   0.599 |    2.173 | 
     | normalizer_inst/U7712                          | A2 v -> ZN ^ | CKND2D0  | 0.021 |   0.620 |    2.195 | 
     | normalizer_inst/U10223                         | A1 ^ -> ZN v | CKND2D0  | 0.020 |   0.640 |    2.214 | 
     | normalizer_inst/U6252                          | A1 v -> ZN ^ | NR2XD0   | 0.030 |   0.669 |    2.244 | 
     | normalizer_inst/U10222                         | A2 ^ -> ZN v | CKND2D2  | 0.021 |   0.690 |    2.265 | 
     | normalizer_inst/U10138                         | A3 v -> ZN ^ | ND3D1    | 0.016 |   0.706 |    2.281 | 
     | normalizer_inst/U2369                          | A1 ^ -> ZN v | CKND2D1  | 0.022 |   0.728 |    2.303 | 
     | normalizer_inst/FE_OFC2250_n8990               | I v -> ZN ^  | CKND0    | 0.015 |   0.743 |    2.318 | 
     | normalizer_inst/U2384                          | A2 ^ -> ZN v | CKND2D0  | 0.014 |   0.757 |    2.332 | 
     | normalizer_inst/FE_PHC5609_n11277              | I v -> Z v   | BUFFD1   | 0.026 |   0.783 |    2.358 | 
     | normalizer_inst/FE_PHC7090_n11277              | I v -> Z v   | CKBD0    | 0.022 |   0.806 |    2.380 | 
     | normalizer_inst/FE_PHC8113_n11277              | I v -> Z v   | CKBD1    | 0.020 |   0.826 |    2.401 | 
     | normalizer_inst/div_out_2_reg_1__3_            | D v          | DFQD1    | 0.000 |   0.826 |    2.401 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_7_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.386
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.383
  Arrival Time                  0.812
  Slack Time                   -1.571
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.644
     = Beginpoint Arrival Time       0.644
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__7_     | CP ^        |        |       |   0.644 |    2.215 | 
     | normalizer_inst/div_out_2_reg_1__7_     | CP ^ -> Q v | DFQD1  | 0.062 |   0.706 |    2.277 | 
     | normalizer_inst/FE_PHC7377_div_out_2_18 | I v -> Z v  | CKBD0  | 0.021 |   0.726 |    2.297 | 
     | normalizer_inst/FE_PHC5772_div_out_2_18 | I v -> Z v  | CKBD0  | 0.021 |   0.748 |    2.319 | 
     | normalizer_inst/FE_PHC7822_div_out_2_18 | I v -> Z v  | CKBD0  | 0.022 |   0.770 |    2.341 | 
     | normalizer_inst/FE_PHC5375_div_out_2_18 | I v -> Z v  | CKBD0  | 0.021 |   0.791 |    2.362 | 
     | normalizer_inst/FE_PHC6448_div_out_2_18 | I v -> Z v  | CKBD0  | 0.021 |   0.812 |    2.383 | 
     | normalizer_inst/psum_norm_2_reg_7_      | DA v        | DFXQD2 | 0.000 |   0.812 |    2.383 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_6_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.386
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.383
  Arrival Time                  0.825
  Slack Time                   -1.557
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.664
     = Beginpoint Arrival Time       0.664
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__6_     | CP ^        |        |       |   0.664 |    2.221 | 
     | normalizer_inst/div_out_2_reg_1__6_     | CP ^ -> Q v | DFQD1  | 0.054 |   0.718 |    2.275 | 
     | normalizer_inst/FE_PHC7824_div_out_2_17 | I v -> Z v  | CKBD0  | 0.022 |   0.740 |    2.297 | 
     | normalizer_inst/FE_PHC7378_div_out_2_17 | I v -> Z v  | CKBD0  | 0.022 |   0.761 |    2.318 | 
     | normalizer_inst/FE_PHC6449_div_out_2_17 | I v -> Z v  | CKBD0  | 0.022 |   0.784 |    2.341 | 
     | normalizer_inst/FE_PHC5376_div_out_2_17 | I v -> Z v  | CKBD0  | 0.021 |   0.805 |    2.362 | 
     | normalizer_inst/FE_PHC5769_div_out_2_17 | I v -> Z v  | CKBD0  | 0.021 |   0.825 |    2.383 | 
     | normalizer_inst/psum_norm_2_reg_6_      | DA v        | DFXQD2 | 0.000 |   0.825 |    2.383 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__5_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__0_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.393
  Arrival Time                  0.840
  Slack Time                   -1.553
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                      |              |         |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__0_   | CP ^         |         |       |   0.340 |    1.893 | 
     | normalizer_inst/div_in_1_reg_0__0_   | CP ^ -> Q ^  | DFQD1   | 0.081 |   0.421 |    1.975 | 
     | normalizer_inst/FE_OFC709_div_in_1_0 | I ^ -> ZN v  | INVD1   | 0.010 |   0.431 |    1.985 | 
     | normalizer_inst/FE_PHC5751_n12232    | I v -> Z v   | CKBD0   | 0.044 |   0.476 |    2.029 | 
     | normalizer_inst/FE_RC_1533_0         | B2 v -> ZN ^ | OAI22D1 | 0.057 |   0.533 |    2.086 | 
     | normalizer_inst/FE_RC_429_0          | A2 ^ -> ZN v | NR3D0   | 0.024 |   0.557 |    2.111 | 
     | normalizer_inst/U5424                | A1 v -> ZN ^ | ND2D1   | 0.022 |   0.579 |    2.132 | 
     | normalizer_inst/U7790                | A1 ^ -> Z ^  | CKAN2D0 | 0.032 |   0.611 |    2.164 | 
     | normalizer_inst/U5388                | A2 ^ -> ZN v | CKND2D0 | 0.017 |   0.628 |    2.181 | 
     | normalizer_inst/FE_RC_591_0          | A2 v -> ZN ^ | ND3D1   | 0.025 |   0.653 |    2.207 | 
     | normalizer_inst/U3272                | A1 ^ -> ZN v | CKND2D0 | 0.024 |   0.677 |    2.231 | 
     | normalizer_inst/U5285                | A1 v -> ZN ^ | ND2D0   | 0.021 |   0.698 |    2.251 | 
     | normalizer_inst/FE_RC_390_0          | A1 ^ -> ZN v | ND3D1   | 0.020 |   0.718 |    2.271 | 
     | normalizer_inst/U4548                | A1 v -> ZN ^ | CKND2D2 | 0.012 |   0.730 |    2.283 | 
     | normalizer_inst/FE_PHC5587_n15548    | I ^ -> Z ^   | BUFFD3  | 0.024 |   0.754 |    2.307 | 
     | normalizer_inst/FE_PHC8448_n15548    | I ^ -> Z ^   | CKBD1   | 0.017 |   0.771 |    2.324 | 
     | normalizer_inst/FE_PHC6727_n15548    | I ^ -> Z ^   | CKBD0   | 0.019 |   0.790 |    2.343 | 
     | normalizer_inst/FE_PHC8450_n15548    | I ^ -> Z ^   | CKBD0   | 0.021 |   0.810 |    2.364 | 
     | normalizer_inst/FE_OCPC4527_n15548   | I ^ -> Z ^   | CKBD0   | 0.029 |   0.840 |    2.393 | 
     | normalizer_inst/div_out_1_reg_0__5_  | D ^          | DFQD1   | 0.000 |   0.840 |    2.393 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__6_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__6_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_0__3_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.387
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.401
  Arrival Time                  0.849
  Slack Time                   -1.552
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.341
     = Beginpoint Arrival Time       0.341
     +--------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                            |              |         |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_0__3_         | CP ^         |         |       |   0.341 |    1.893 | 
     | normalizer_inst/div_in_2_reg_0__3_         | CP ^ -> Q v  | DFQD4   | 0.073 |   0.414 |    1.966 | 
     | normalizer_inst/U12770                     | A2 v -> ZN ^ | CKND2D0 | 0.022 |   0.436 |    1.988 | 
     | normalizer_inst/U13340                     | A2 ^ -> Z ^  | CKAN2D1 | 0.044 |   0.480 |    2.031 | 
     | normalizer_inst/U2878                      | A2 ^ -> ZN v | NR2D8   | 0.014 |   0.494 |    2.045 | 
     | normalizer_inst/U3037                      | A1 v -> ZN ^ | NR2XD4  | 0.016 |   0.510 |    2.061 | 
     | normalizer_inst/U2802                      | A2 ^ -> ZN v | ND2D8   | 0.014 |   0.524 |    2.075 | 
     | normalizer_inst/U2801_dup                  | A1 v -> ZN ^ | NR2XD8  | 0.012 |   0.535 |    2.087 | 
     | normalizer_inst/U12085                     | A1 ^ -> ZN v | NR2D4   | 0.007 |   0.542 |    2.094 | 
     | normalizer_inst/U1116                      | A1 v -> ZN ^ | ND2D1   | 0.012 |   0.555 |    2.106 | 
     | normalizer_inst/FE_RC_1913_0               | A1 ^ -> Z ^  | AN2D4   | 0.024 |   0.578 |    2.130 | 
     | normalizer_inst/U8086                      | A2 ^ -> ZN v | ND2D4   | 0.012 |   0.590 |    2.142 | 
     | normalizer_inst/U10828                     | A1 v -> ZN ^ | ND2D4   | 0.012 |   0.602 |    2.154 | 
     | normalizer_inst/U11695                     | A1 ^ -> ZN v | ND3D8   | 0.012 |   0.614 |    2.166 | 
     | normalizer_inst/FE_OFC1672_n6581           | I v -> ZN ^  | INVD4   | 0.009 |   0.624 |    2.175 | 
     | normalizer_inst/FE_PHC6060_FE_DBTN16_n6581 | I ^ -> Z ^   | CKBD0   | 0.021 |   0.645 |    2.197 | 
     | normalizer_inst/FE_PHC5569_FE_DBTN16_n6581 | I ^ -> Z ^   | BUFFD3  | 0.019 |   0.664 |    2.215 | 
     | normalizer_inst/FE_PHC7931_FE_DBTN16_n6581 | I ^ -> Z ^   | BUFFD2  | 0.038 |   0.702 |    2.254 | 
     | normalizer_inst/FE_OFC1677_n6581_dup       | I ^ -> ZN v  | CKND1   | 0.013 |   0.715 |    2.267 | 
     | normalizer_inst/FE_PHC5586_FE_RN_392       | I v -> Z v   | BUFFD2  | 0.035 |   0.750 |    2.302 | 
     | normalizer_inst/FE_RC_1820_0               | A2 v -> ZN ^ | CKND2D0 | 0.025 |   0.775 |    2.327 | 
     | normalizer_inst/U5436                      | A2 ^ -> ZN v | CKND2D0 | 0.015 |   0.790 |    2.342 | 
     | normalizer_inst/FE_PHC8034_N513            | I v -> Z v   | CKBD0   | 0.032 |   0.822 |    2.373 | 
     | normalizer_inst/FE_PHC6794_N513            | I v -> Z v   | CKBD0   | 0.027 |   0.849 |    2.401 | 
     | normalizer_inst/div_out_2_reg_0__6_        | D v          | DFQD1   | 0.000 |   0.849 |    2.401 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__6_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__6_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__2_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.382
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.393
  Arrival Time                  0.858
  Slack Time                   -1.535
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
=======
     | normalizer_inst/sum_reg_9_          | CP ^         |          |       |   0.158 |    0.508 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q v  | DFKCNQD1 | 0.070 |   0.229 |    0.579 | 
     | normalizer_inst/FE_OFC2462_sum_9    | I v -> Z v   | CKBD12   | 0.031 |   0.260 |    0.610 | 
     | normalizer_inst/FE_OCPC3515_n14351  | I v -> Z v   | BUFFD2   | 0.034 |   0.294 |    0.644 | 
     | normalizer_inst/U11088              | A2 v -> ZN ^ | CKND2D8  | 0.021 |   0.315 |    0.665 | 
     | normalizer_inst/U160                | A2 ^ -> ZN v | ND2D2    | 0.012 |   0.327 |    0.678 | 
     | normalizer_inst/U8238               | A1 v -> ZN ^ | NR2XD1   | 0.017 |   0.345 |    0.695 | 
     | normalizer_inst/U8237               | B1 ^ -> ZN v | IND2D4   | 0.011 |   0.356 |    0.706 | 
     | normalizer_inst/U3074               | A2 v -> ZN ^ | NR2XD2   | 0.014 |   0.369 |    0.720 | 
     | normalizer_inst/U9653               | A1 ^ -> ZN v | NR2D3    | 0.009 |   0.379 |    0.729 | 
     | normalizer_inst/U3089               | A2 v -> ZN ^ | ND2D4    | 0.014 |   0.393 |    0.743 | 
     | normalizer_inst/FE_RC_1066_0        | A1 ^ -> ZN v | OAI211D4 | 0.018 |   0.411 |    0.761 | 
     | normalizer_inst/FE_OCPC5370_n15551  | I v -> Z v   | BUFFD2   | 0.021 |   0.432 |    0.783 | 
     | normalizer_inst/div_out_1_reg_0__1_ | D v          | DFQD1    | 0.000 |   0.433 |    0.783 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_1__0_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.774
  Arrival Time                  0.425
  Slack Time                   -0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^         |         |       |   0.169 |    0.519 | 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^ -> Q ^  | DFQD4   | 0.078 |   0.247 |    0.597 | 
     | normalizer_inst/U758                | A2 ^ -> ZN v | ND2D2   | 0.032 |   0.279 |    0.629 | 
     | normalizer_inst/U6609               | A2 v -> ZN ^ | ND2D1   | 0.015 |   0.294 |    0.644 | 
     | normalizer_inst/U5420               | A2 ^ -> ZN v | NR2D1   | 0.013 |   0.307 |    0.657 | 
     | normalizer_inst/U3841               | A1 v -> Z v  | AN2D2   | 0.023 |   0.330 |    0.680 | 
     | normalizer_inst/U12297              | A2 v -> ZN ^ | ND2D4   | 0.019 |   0.349 |    0.698 | 
     | normalizer_inst/U14121              | A2 ^ -> ZN v | ND2D4   | 0.015 |   0.364 |    0.713 | 
     | normalizer_inst/FE_RC_2083_0        | A2 v -> ZN ^ | ND3D8   | 0.014 |   0.378 |    0.727 | 
     | normalizer_inst/U11640              | A1 ^ -> ZN v | CKND2D4 | 0.010 |   0.388 |    0.738 | 
     | normalizer_inst/U356                | A1 v -> ZN ^ | ND2D4   | 0.012 |   0.400 |    0.749 | 
     | normalizer_inst/FE_RC_1443_0        | A2 ^ -> ZN v | CKND2D8 | 0.012 |   0.412 |    0.761 | 
     | normalizer_inst/U4475               | A1 v -> ZN ^ | ND2D8   | 0.013 |   0.425 |    0.774 | 
     | normalizer_inst/div_out_1_reg_1__5_ | D ^          | DFQD1   | 0.000 |   0.425 |    0.774 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.434
  Slack Time                   -0.348
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.506 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.569 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.583 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.255 |    0.603 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.657 | 
     | normalizer_inst/FE_RC_2396_0        | B2 v -> ZN ^ | OAI22D4  | 0.040 |   0.349 |    0.697 | 
     | normalizer_inst/U11120              | A2 ^ -> ZN v | OAI211D4 | 0.017 |   0.366 |    0.714 | 
     | normalizer_inst/U14101              | A1 v -> ZN ^ | ND3D4    | 0.016 |   0.382 |    0.730 | 
     | normalizer_inst/U9794               | A1 ^ -> ZN v | AOI21D4  | 0.013 |   0.395 |    0.743 | 
     | normalizer_inst/U10629              | A1 v -> ZN ^ | NR2D2    | 0.018 |   0.414 |    0.761 | 
     | normalizer_inst/U15051              | A1 ^ -> ZN v | OAI211D2 | 0.021 |   0.434 |    0.782 | 
     | normalizer_inst/div_out_1_reg_1__0_ | D v          | DFQD1    | 0.000 |   0.434 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__8_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__8_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_7_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.773
  Arrival Time                  0.428
  Slack Time                   -0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                             |              |          |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_7_                  | CP ^         |          |       |   0.158 |    0.503 | 
     | normalizer_inst/sum_reg_7_                  | CP ^ -> Q ^  | DFKCNQD4 | 0.077 |   0.236 |    0.580 | 
     | normalizer_inst/FE_OCPC3246_sum_7           | I ^ -> ZN v  | INVD3    | 0.027 |   0.262 |    0.607 | 
     | normalizer_inst/FE_OCPC3220_FE_OFN234_sum_7 | I v -> Z v   | CKBD3    | 0.051 |   0.313 |    0.658 | 
     | normalizer_inst/U9438                       | A2 v -> ZN ^ | ND2D2    | 0.031 |   0.345 |    0.689 | 
     | normalizer_inst/FE_RC_2078_0                | A2 ^ -> ZN v | OAI21D4  | 0.016 |   0.361 |    0.706 | 
     | normalizer_inst/U11203                      | A1 v -> ZN ^ | NR2XD2   | 0.016 |   0.377 |    0.722 | 
     | normalizer_inst/U4077                       | A1 ^ -> ZN v | ND2D3    | 0.013 |   0.390 |    0.735 | 
     | normalizer_inst/U886                        | A1 v -> ZN ^ | CKND2D4  | 0.016 |   0.406 |    0.751 | 
     | normalizer_inst/U6672                       | A2 ^ -> ZN v | ND2D8    | 0.021 |   0.427 |    0.772 | 
     | normalizer_inst/div_out_1_reg_1__8_         | D v          | DFQD1    | 0.002 |   0.428 |    0.773 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__1_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__1_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.774
  Arrival Time                  0.434
  Slack Time                   -0.340
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.498 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.561 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.575 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.255 |    0.595 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.649 | 
     | normalizer_inst/FE_RC_2396_0        | B2 v -> ZN ^ | OAI22D4  | 0.040 |   0.349 |    0.689 | 
     | normalizer_inst/U11120              | A2 ^ -> ZN v | OAI211D4 | 0.017 |   0.366 |    0.706 | 
     | normalizer_inst/U14101              | A1 v -> ZN ^ | ND3D4    | 0.016 |   0.382 |    0.722 | 
     | normalizer_inst/U9794               | A1 ^ -> ZN v | AOI21D4  | 0.013 |   0.395 |    0.735 | 
     | normalizer_inst/FE_OFC2247_n13087   | I v -> ZN ^  | INVD1    | 0.010 |   0.405 |    0.745 | 
     | normalizer_inst/U6044               | A1 ^ -> ZN v | CKND2D1  | 0.015 |   0.421 |    0.761 | 
     | normalizer_inst/FE_RC_2170_0        | B1 v -> ZN ^ | IND2D2   | 0.013 |   0.434 |    0.774 | 
     | normalizer_inst/div_out_1_reg_1__1_ | D ^          | DFQD1    | 0.000 |   0.434 |    0.774 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__1_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__1_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.444
  Slack Time                   -0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.496 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.560 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.574 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.255 |    0.594 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.648 | 
     | normalizer_inst/U172                | A2 v -> ZN ^ | ND2D1    | 0.034 |   0.343 |    0.682 | 
     | normalizer_inst/U3652               | A2 ^ -> ZN v | NR2D2    | 0.010 |   0.354 |    0.692 | 
     | normalizer_inst/U12014              | A2 v -> ZN ^ | NR2XD2   | 0.015 |   0.369 |    0.707 | 
     | normalizer_inst/U10609              | A2 ^ -> ZN v | ND3D4    | 0.017 |   0.386 |    0.724 | 
     | normalizer_inst/U9766               | A2 v -> ZN ^ | ND2D4    | 0.014 |   0.400 |    0.739 | 
     | normalizer_inst/U9806               | A1 ^ -> ZN v | CKND2D4  | 0.013 |   0.413 |    0.751 | 
     | normalizer_inst/U2979               | A1 v -> ZN ^ | ND2D8    | 0.014 |   0.427 |    0.765 | 
     | normalizer_inst/FE_RC_841_0         | A1 ^ -> ZN v | OAI21D2  | 0.017 |   0.444 |    0.782 | 
     | normalizer_inst/div_out_2_reg_0__1_ | D v          | DFQD1    | 0.000 |   0.444 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__2_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.447
  Slack Time                   -0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |          |       |   0.158 |    0.494 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q ^  | DFKCNQD1 | 0.067 |   0.226 |    0.561 | 
     | normalizer_inst/FE_OFC2462_sum_9    | I ^ -> Z ^   | CKBD12   | 0.033 |   0.258 |    0.594 | 
     | normalizer_inst/FE_OCPC3515_n14351  | I ^ -> Z ^   | BUFFD2   | 0.038 |   0.296 |    0.632 | 
     | normalizer_inst/U11088              | A2 ^ -> ZN v | CKND2D8  | 0.019 |   0.316 |    0.651 | 
     | normalizer_inst/U160                | A2 v -> ZN ^ | ND2D2    | 0.014 |   0.329 |    0.665 | 
     | normalizer_inst/U8238               | A1 ^ -> ZN v | NR2XD1   | 0.014 |   0.343 |    0.678 | 
     | normalizer_inst/U8237               | B1 v -> ZN ^ | IND2D4   | 0.010 |   0.353 |    0.688 | 
     | normalizer_inst/U3074               | A2 ^ -> ZN v | NR2XD2   | 0.011 |   0.364 |    0.699 | 
     | normalizer_inst/U9653               | A1 v -> ZN ^ | NR2D3    | 0.019 |   0.382 |    0.717 | 
     | normalizer_inst/U3089               | A2 ^ -> ZN v | ND2D4    | 0.017 |   0.399 |    0.734 | 
     | normalizer_inst/FE_OCPC3472_n15545  | I v -> ZN ^  | INVD4    | 0.011 |   0.410 |    0.745 | 
     | normalizer_inst/FE_OCPC5392_n910    | I ^ -> Z ^   | BUFFD2   | 0.025 |   0.435 |    0.771 | 
     | normalizer_inst/FE_OFC396_n15545    | I ^ -> ZN v  | INVD1    | 0.012 |   0.447 |    0.782 | 
     | normalizer_inst/div_out_1_reg_0__2_ | D v          | DFQD1    | 0.000 |   0.447 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.454
  Slack Time                   -0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |          |       |   0.158 |    0.486 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q ^  | DFKCNQD1 | 0.067 |   0.226 |    0.554 | 
     | normalizer_inst/FE_OFC2462_sum_9    | I ^ -> Z ^   | CKBD12   | 0.033 |   0.258 |    0.586 | 
     | normalizer_inst/FE_OCPC3515_n14351  | I ^ -> Z ^   | BUFFD2   | 0.038 |   0.296 |    0.624 | 
     | normalizer_inst/U11088              | A2 ^ -> ZN v | CKND2D8  | 0.019 |   0.316 |    0.644 | 
     | normalizer_inst/U160                | A2 v -> ZN ^ | ND2D2    | 0.014 |   0.329 |    0.657 | 
     | normalizer_inst/U8238               | A1 ^ -> ZN v | NR2XD1   | 0.014 |   0.343 |    0.671 | 
     | normalizer_inst/U8237               | B1 v -> ZN ^ | IND2D4   | 0.010 |   0.353 |    0.681 | 
     | normalizer_inst/U3074               | A2 ^ -> ZN v | NR2XD2   | 0.011 |   0.364 |    0.691 | 
     | normalizer_inst/U9653               | A1 v -> ZN ^ | NR2D3    | 0.019 |   0.382 |    0.710 | 
     | normalizer_inst/U3089               | A2 ^ -> ZN v | ND2D4    | 0.017 |   0.399 |    0.727 | 
     | normalizer_inst/FE_RC_1066_0        | A1 v -> ZN ^ | OAI211D4 | 0.021 |   0.420 |    0.748 | 
     | normalizer_inst/U7947               | S1 ^ -> ZN v | MUX3ND1  | 0.034 |   0.454 |    0.782 | 
     | normalizer_inst/div_out_1_reg_0__0_ | D v          | DFQD1    | 0.000 |   0.454 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__0_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.771
  Arrival Time                  0.450
  Slack Time                   -0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.479 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.543 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.557 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.256 |    0.577 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.631 | 
     | normalizer_inst/U6079               | A2 v -> Z v  | AN2XD1   | 0.039 |   0.349 |    0.670 | 
     | normalizer_inst/U15419              | A2 v -> ZN ^ | NR2XD2   | 0.015 |   0.364 |    0.685 | 
     | normalizer_inst/U15421              | A1 ^ -> ZN v | AOI21D4  | 0.014 |   0.378 |    0.699 | 
     | normalizer_inst/U2914               | A1 v -> ZN ^ | OAI21D4  | 0.020 |   0.398 |    0.719 | 
     | normalizer_inst/FE_RC_2515_0        | A1 ^ -> ZN v | AOI31D4  | 0.014 |   0.412 |    0.733 | 
     | normalizer_inst/U11837              | I1 v -> ZN ^ | MUX3ND0  | 0.038 |   0.450 |    0.771 | 
     | normalizer_inst/div_out_2_reg_0__0_ | D ^          | DFQD1    | 0.000 |   0.450 |    0.771 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__7_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_1__2_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.465
  Slack Time                   -0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | normalizer_inst/div_in_1_reg_0__2_  | CP ^         |         |       |   0.340 |    1.875 | 
     | normalizer_inst/div_in_1_reg_0__2_  | CP ^ -> Q v  | DFQD4   | 0.071 |   0.411 |    1.947 | 
     | normalizer_inst/U8679               | A3 v -> ZN ^ | ND3D1   | 0.026 |   0.438 |    1.973 | 
     | normalizer_inst/U2130               | B ^ -> ZN v  | OAI21D4 | 0.013 |   0.451 |    1.986 | 
     | normalizer_inst/U9632               | A1 v -> ZN ^ | NR2D3   | 0.030 |   0.481 |    2.016 | 
     | normalizer_inst/U13997              | A3 ^ -> ZN v | ND3D8   | 0.024 |   0.505 |    2.040 | 
     | normalizer_inst/U7705               | A1 v -> ZN ^ | ND2D2   | 0.018 |   0.523 |    2.058 | 
     | normalizer_inst/U7704               | A2 ^ -> ZN v | CKND2D2 | 0.011 |   0.533 |    2.069 | 
     | normalizer_inst/U7630               | A1 v -> ZN ^ | ND2D2   | 0.012 |   0.546 |    2.081 | 
     | normalizer_inst/U904                | A1 ^ -> ZN v | ND2D4   | 0.012 |   0.558 |    2.093 | 
     | normalizer_inst/U885                | A1 v -> ZN ^ | ND2D4   | 0.012 |   0.570 |    2.105 | 
     | normalizer_inst/U4273               | A2 ^ -> ZN v | CKND2D8 | 0.010 |   0.580 |    2.115 | 
     | normalizer_inst/FE_PHC7934_n15543   | I v -> Z v   | CKBD0   | 0.021 |   0.601 |    2.136 | 
     | normalizer_inst/FE_PHC5558_n15543   | I v -> Z v   | BUFFD0  | 0.065 |   0.666 |    2.201 | 
     | normalizer_inst/FE_OCPC3470_n15543  | I v -> Z v   | BUFFD0  | 0.058 |   0.724 |    2.259 | 
     | normalizer_inst/U8284               | B v -> ZN ^  | OAI21D0 | 0.025 |   0.748 |    2.283 | 
     | normalizer_inst/U6625               | B ^ -> ZN v  | IOA21D0 | 0.017 |   0.765 |    2.300 | 
     | normalizer_inst/FE_PHC6039_N491     | I v -> Z v   | CKBD0   | 0.022 |   0.787 |    2.322 | 
     | normalizer_inst/FE_PHC6710_N491     | I v -> Z v   | CKBD0   | 0.020 |   0.807 |    2.342 | 
     | normalizer_inst/FE_PHC8033_N491     | I v -> Z v   | CKBD0   | 0.021 |   0.828 |    2.363 | 
     | normalizer_inst/FE_PHC5583_N491     | I v -> Z v   | CKBD0   | 0.031 |   0.858 |    2.393 | 
     | normalizer_inst/div_out_1_reg_0__6_ | D v          | DFQD1   | 0.000 |   0.858 |    2.393 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__2_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_3_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.403
  Arrival Time                  0.873
  Slack Time                   -1.529
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_3_                    | CP ^         |          |       |   0.340 |    1.869 | 
     | normalizer_inst/sum_reg_3_                    | CP ^ -> Q ^  | DFKCNQD4 | 0.073 |   0.413 |    1.942 | 
     | normalizer_inst/FE_OCPC3577_sum_3             | I ^ -> ZN v  | CKND6    | 0.018 |   0.431 |    1.960 | 
     | normalizer_inst/FE_OCPC3670_sum_3             | I v -> ZN ^  | INVD12   | 0.018 |   0.448 |    1.978 | 
     | normalizer_inst/FE_OCPC3672_sum_3             | I ^ -> ZN v  | INVD4    | 0.018 |   0.467 |    1.996 | 
     | normalizer_inst/FE_OCPC3676_sum_3             | I v -> Z v   | BUFFD6   | 0.042 |   0.508 |    2.038 | 
     | normalizer_inst/FE_PHC7867_FE_OFN16042_n      | I v -> Z v   | CKBD1    | 0.024 |   0.532 |    2.062 | 
     | normalizer_inst/FE_PHC7405_FE_OFN16042_n      | I v -> Z v   | BUFFD1   | 0.020 |   0.552 |    2.082 | 
     | normalizer_inst/FE_PHC7892_FE_OFN16042_n      | I v -> Z v   | CKBD2    | 0.026 |   0.578 |    2.107 | 
     | normalizer_inst/FE_OFC2720_sum_3              | I v -> Z v   | CKBD0    | 0.034 |   0.611 |    2.141 | 
     | normalizer_inst/FE_PHC6562_FE_OFN15779_n      | I v -> Z v   | CKBD4    | 0.046 |   0.658 |    2.187 | 
     | normalizer_inst/U155                          | A2 v -> ZN ^ | CKND2D0  | 0.030 |   0.688 |    2.217 | 
     | normalizer_inst/U9562                         | A2 ^ -> ZN v | ND2D0    | 0.021 |   0.709 |    2.238 | 
     | normalizer_inst/FE_RC_1508_0                  | A2 v -> ZN ^ | ND3D0    | 0.025 |   0.734 |    2.264 | 
     | normalizer_inst/U9766                         | A1 ^ -> ZN v | ND2D1    | 0.028 |   0.762 |    2.291 | 
     | normalizer_inst/U9806                         | A1 v -> ZN ^ | CKND2D1  | 0.023 |   0.785 |    2.314 | 
     | normalizer_inst/U2979                         | A1 ^ -> ZN v | CKND2D2  | 0.020 |   0.805 |    2.334 | 
     | normalizer_inst/FE_PHC5732_n15559             | I v -> Z v   | CKBD0    | 0.023 |   0.828 |    2.357 | 
     | normalizer_inst/FE_OCPC3480_n15559            | I v -> Z v   | CKBD0    | 0.023 |   0.851 |    2.380 | 
     | normalizer_inst/FE_PHC5740_FE_OCPN3480_n15559 | I v -> Z v   | BUFFD0   | 0.022 |   0.873 |    2.403 | 
     | normalizer_inst/div_out_2_reg_0__2_           | D v          | DFQD1    | 0.000 |   0.873 |    2.403 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__4_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_13_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.386
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.400
  Arrival Time                  0.874
  Slack Time                   -1.526
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                |              |          |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_13_                    | CP ^         |          |       |   0.340 |    1.865 | 
     | normalizer_inst/sum_reg_13_                    | CP ^ -> Q v  | DFKCNQD1 | 0.086 |   0.426 |    1.951 | 
     | normalizer_inst/FE_OCPC3272_sum_13             | I v -> Z v   | BUFFD2   | 0.055 |   0.481 |    2.006 | 
     | normalizer_inst/FE_PHC6534_FE_OCPN16287_sum_13 | I v -> Z v   | CKBD0    | 0.044 |   0.525 |    2.050 | 
     | normalizer_inst/FE_RC_425_0                    | A2 v -> ZN ^ | CKND2D0  | 0.020 |   0.545 |    2.071 | 
     | normalizer_inst/FE_RC_423_0                    | A2 ^ -> ZN v | CKND2D0  | 0.018 |   0.563 |    2.088 | 
     | normalizer_inst/FE_RC_424_0                    | I v -> ZN ^  | CKND0    | 0.027 |   0.590 |    2.116 | 
     | normalizer_inst/U7712                          | A2 ^ -> ZN v | CKND2D0  | 0.017 |   0.607 |    2.133 | 
     | normalizer_inst/U10223                         | A1 v -> ZN ^ | CKND2D0  | 0.022 |   0.630 |    2.155 | 
     | normalizer_inst/U6252                          | A1 ^ -> ZN v | NR2XD0   | 0.023 |   0.653 |    2.178 | 
     | normalizer_inst/U10222_dup                     | A2 v -> ZN ^ | ND2D1    | 0.022 |   0.675 |    2.200 | 
     | normalizer_inst/FE_OCPC3322_n4206              | I ^ -> ZN v  | CKND1    | 0.011 |   0.686 |    2.211 | 
     | normalizer_inst/U11527                         | A1 v -> ZN ^ | CKND2D1  | 0.012 |   0.697 |    2.223 | 
     | normalizer_inst/FE_PHC7016_n7961               | I ^ -> Z ^   | CKBD2    | 0.029 |   0.726 |    2.252 | 
     | normalizer_inst/FE_PHC7933_n7961               | I ^ -> Z ^   | CKBD1    | 0.017 |   0.744 |    2.270 | 
     | normalizer_inst/FE_OCPC3644_n7961              | I ^ -> Z ^   | CKBD0    | 0.021 |   0.765 |    2.291 | 
     | normalizer_inst/U4541                          | A1 ^ -> ZN v | CKND2D0  | 0.020 |   0.785 |    2.310 | 
     | normalizer_inst/FE_PHC5623_N522                | I v -> Z v   | CKBD0    | 0.025 |   0.809 |    2.335 | 
     | normalizer_inst/FE_PHC7052_N522                | I v -> Z v   | CKBD0    | 0.022 |   0.831 |    2.357 | 
     | normalizer_inst/FE_PHC7961_N522                | I v -> Z v   | CKBD0    | 0.021 |   0.852 |    2.378 | 
     | normalizer_inst/FE_PHC6076_N522                | I v -> Z v   | CKBD0    | 0.022 |   0.874 |    2.400 | 
     | normalizer_inst/div_out_2_reg_1__4_            | D v          | DFQD1    | 0.000 |   0.874 |    2.400 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__6_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__6_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_2_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.381
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.395
  Arrival Time                  0.878
  Slack Time                   -1.517
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_2_                         | CP ^         |          |       |   0.340 |    1.857 | 
     | normalizer_inst/sum_reg_2_                         | CP ^ -> Q v  | DFKCNQD4 | 0.073 |   0.414 |    1.930 | 
     | normalizer_inst/FE_OCPC3091_sum_2                  | I v -> ZN ^  | INVD4    | 0.048 |   0.462 |    1.979 | 
     | normalizer_inst/FE_OCPC4639_FE_OFN105_FE_DBTN19_su | I ^ -> Z ^   | CKBD4    | 0.029 |   0.491 |    2.008 | 
     | m_2                                                |              |          |       |         |          | 
     | normalizer_inst/FE_OFC2517_sum_2                   | I ^ -> ZN v  | CKND8    | 0.013 |   0.504 |    2.021 | 
     | normalizer_inst/FE_PHC6529_FE_OFN16001_sum_2       | I v -> Z v   | BUFFD2   | 0.018 |   0.522 |    2.039 | 
     | normalizer_inst/FE_PHC7862_FE_OFN16001_sum_2       | I v -> Z v   | CKBD2    | 0.027 |   0.549 |    2.066 | 
     | normalizer_inst/U10627_dup                         | A2 v -> ZN ^ | CKND2D1  | 0.019 |   0.567 |    2.084 | 
     | normalizer_inst/U11342                             | A1 ^ -> ZN v | ND2D2    | 0.011 |   0.578 |    2.095 | 
     | normalizer_inst/U10636                             | A1 v -> ZN ^ | ND2D2    | 0.011 |   0.589 |    2.105 | 
     | normalizer_inst/U11205                             | A1 ^ -> ZN v | CKND2D3  | 0.011 |   0.600 |    2.117 | 
     | normalizer_inst/U919_dup                           | A1 v -> ZN ^ | ND2D3    | 0.011 |   0.610 |    2.127 | 
     | normalizer_inst/U887                               | A1 ^ -> ZN v | ND2D4    | 0.010 |   0.620 |    2.137 | 
     | normalizer_inst/U6672                              | A1 v -> ZN ^ | ND2D4    | 0.008 |   0.628 |    2.145 | 
     | normalizer_inst/FE_PHC6729_n15549                  | I ^ -> Z ^   | BUFFD0   | 0.020 |   0.648 |    2.165 | 
     | normalizer_inst/FE_PHC5974_n15549                  | I ^ -> Z ^   | BUFFD0   | 0.023 |   0.671 |    2.188 | 
     | normalizer_inst/FE_PHC5537_n15549                  | I ^ -> Z ^   | CKBD2    | 0.035 |   0.706 |    2.223 | 
     | normalizer_inst/FE_OCPC3427_n15549                 | I ^ -> ZN v  | CKND1    | 0.012 |   0.717 |    2.234 | 
     | normalizer_inst/FE_PHC5991_n5886                   | I v -> Z v   | CKBD2    | 0.029 |   0.747 |    2.263 | 
     | normalizer_inst/U9516                              | A2 v -> ZN ^ | ND2D1    | 0.017 |   0.763 |    2.280 | 
     | normalizer_inst/U3193                              | A1 ^ -> ZN v | CKND2D1  | 0.012 |   0.775 |    2.292 | 
     | normalizer_inst/FE_PHC5570_n15554                  | I v -> Z v   | CKBD1    | 0.016 |   0.791 |    2.308 | 
     | normalizer_inst/FE_PHC7949_n15554                  | I v -> Z v   | CKBD2    | 0.024 |   0.815 |    2.332 | 
     | normalizer_inst/FE_PHC6016_n15554                  | I v -> Z v   | BUFFD0   | 0.021 |   0.837 |    2.353 | 
     | normalizer_inst/FE_PHC7960_n15554                  | I v -> Z v   | CKBD0    | 0.019 |   0.856 |    2.373 | 
     | normalizer_inst/FE_PHC6799_n15554                  | I v -> Z v   | CKBD0    | 0.022 |   0.878 |    2.395 | 
     | normalizer_inst/div_out_1_reg_1__6_                | D v          | DFQD1    | 0.000 |   0.878 |    2.395 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__7_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_2_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.380
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.394
  Arrival Time                  0.903
  Slack Time                   -1.491
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_2_                         | CP ^         |          |       |   0.340 |    1.831 | 
     | normalizer_inst/sum_reg_2_                         | CP ^ -> Q v  | DFKCNQD4 | 0.073 |   0.414 |    1.904 | 
     | normalizer_inst/FE_OCPC3091_sum_2                  | I v -> ZN ^  | INVD4    | 0.048 |   0.462 |    1.953 | 
     | normalizer_inst/FE_OCPC4639_FE_OFN105_FE_DBTN19_su | I ^ -> Z ^   | CKBD4    | 0.029 |   0.491 |    1.982 | 
     | m_2                                                |              |          |       |         |          | 
     | normalizer_inst/FE_OFC2517_sum_2                   | I ^ -> ZN v  | CKND8    | 0.013 |   0.504 |    1.995 | 
     | normalizer_inst/FE_PHC6529_FE_OFN16001_sum_2       | I v -> Z v   | BUFFD2   | 0.018 |   0.522 |    2.013 | 
     | normalizer_inst/FE_PHC7862_FE_OFN16001_sum_2       | I v -> Z v   | CKBD2    | 0.027 |   0.549 |    2.040 | 
     | normalizer_inst/U10627_dup                         | A2 v -> ZN ^ | CKND2D1  | 0.019 |   0.567 |    2.058 | 
     | normalizer_inst/U11342                             | A1 ^ -> ZN v | ND2D2    | 0.011 |   0.578 |    2.069 | 
     | normalizer_inst/U10636                             | A1 v -> ZN ^ | ND2D2    | 0.011 |   0.589 |    2.079 | 
     | normalizer_inst/U11205                             | A1 ^ -> ZN v | CKND2D3  | 0.011 |   0.600 |    2.091 | 
     | normalizer_inst/U919_dup                           | A1 v -> ZN ^ | ND2D3    | 0.011 |   0.610 |    2.101 | 
     | normalizer_inst/U887                               | A1 ^ -> ZN v | ND2D4    | 0.010 |   0.620 |    2.111 | 
     | normalizer_inst/U6672                              | A1 v -> ZN ^ | ND2D4    | 0.008 |   0.628 |    2.118 | 
     | normalizer_inst/FE_PHC6729_n15549                  | I ^ -> Z ^   | BUFFD0   | 0.020 |   0.648 |    2.139 | 
     | normalizer_inst/FE_PHC5974_n15549                  | I ^ -> Z ^   | BUFFD0   | 0.023 |   0.671 |    2.162 | 
     | normalizer_inst/FE_PHC5537_n15549                  | I ^ -> Z ^   | CKBD2    | 0.035 |   0.706 |    2.196 | 
     | normalizer_inst/FE_RC_25_0                         | A1 ^ -> ZN v | ND3D1    | 0.022 |   0.728 |    2.218 | 
     | normalizer_inst/FE_OCPC3203_n2059                  | I v -> ZN ^  | CKND1    | 0.016 |   0.743 |    2.234 | 
     | normalizer_inst/FE_PHC6013_n4283                   | I ^ -> Z ^   | CKBD4    | 0.025 |   0.768 |    2.259 | 
     | normalizer_inst/FE_PHC6781_n4283                   | I ^ -> Z ^   | CKBD1    | 0.030 |   0.798 |    2.289 | 
     | normalizer_inst/U5                                 | A1 ^ -> ZN v | NR2D0    | 0.013 |   0.811 |    2.302 | 
     | normalizer_inst/FE_PHC7929_N503                    | I v -> Z v   | CKBD0    | 0.024 |   0.835 |    2.326 | 
     | normalizer_inst/FE_PHC6797_N503                    | I v -> Z v   | CKBD0    | 0.022 |   0.857 |    2.348 | 
     | normalizer_inst/FE_PHC5562_N503                    | I v -> Z v   | CKBD0    | 0.022 |   0.880 |    2.370 | 
     | normalizer_inst/FE_PHC6017_N503                    | I v -> Z v   | CKBD0    | 0.023 |   0.903 |    2.394 | 
     | normalizer_inst/div_out_1_reg_1__7_                | D v          | DFQD1    | 0.000 |   0.903 |    2.394 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__5_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__5_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_8_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.402
  Arrival Time                  0.913
  Slack Time                   -1.489
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_8_                    | CP ^         |          |       |   0.340 |    1.830 | 
     | normalizer_inst/sum_reg_8_                    | CP ^ -> Q ^  | DFKCNQD4 | 0.070 |   0.411 |    1.900 | 
     | normalizer_inst/FE_OCPC3587_sum_8             | I ^ -> Z ^   | BUFFD16  | 0.029 |   0.439 |    1.929 | 
     | normalizer_inst/FE_OCPC5041_sum_8             | I ^ -> Z ^   | BUFFD8   | 0.043 |   0.482 |    1.972 | 
     | normalizer_inst/FE_PHC6433_FE_OCPN5041_sum_8  | I ^ -> Z ^   | CKBD1    | 0.022 |   0.504 |    1.994 | 
     | normalizer_inst/FE_OCPC3671_sum_8             | I ^ -> Z ^   | CKBD0    | 0.027 |   0.531 |    2.020 | 
     | normalizer_inst/FE_OFC2672_sum_8              | I ^ -> Z ^   | CKBD2    | 0.073 |   0.604 |    2.094 | 
     | normalizer_inst/U4301                         | A2 ^ -> ZN v | ND2D1    | 0.039 |   0.644 |    2.133 | 
     | normalizer_inst/FE_RC_2073_0                  | A1 v -> ZN v | INR2D0   | 0.026 |   0.670 |    2.159 | 
     | normalizer_inst/FE_PHC6175_n14995             | I v -> Z v   | CKBD0    | 0.027 |   0.697 |    2.186 | 
     | normalizer_inst/U9190                         | A1 v -> ZN ^ | CKND2D1  | 0.014 |   0.710 |    2.200 | 
     | normalizer_inst/U9189                         | A2 ^ -> ZN v | NR2XD0   | 0.017 |   0.727 |    2.216 | 
     | normalizer_inst/U2956                         | A2 v -> ZN ^ | CKND2D2  | 0.021 |   0.748 |    2.237 | 
     | normalizer_inst/FE_RC_791_0                   | A1 ^ -> ZN v | ND2D4    | 0.019 |   0.767 |    2.256 | 
     | normalizer_inst/FE_PHC7157_n15560             | I v -> Z v   | CKBD0    | 0.025 |   0.792 |    2.281 | 
     | normalizer_inst/FE_OCPC4561_n15560            | I v -> Z v   | CKBD0    | 0.028 |   0.820 |    2.309 | 
     | normalizer_inst/FE_PHC5624_FE_OCPN4561_n15560 | I v -> Z v   | CKBD0    | 0.025 |   0.845 |    2.334 | 
     | normalizer_inst/FE_PHC7163_FE_OCPN4561_n15560 | I v -> Z v   | CKBD0    | 0.021 |   0.866 |    2.356 | 
     | normalizer_inst/FE_PHC7965_FE_OCPN4561_n15560 | I v -> Z v   | CKBD0    | 0.024 |   0.890 |    2.379 | 
     | normalizer_inst/FE_PHC6259_FE_OCPN4561_n15560 | I v -> Z v   | CKBD0    | 0.023 |   0.913 |    2.402 | 
     | normalizer_inst/div_out_2_reg_0__5_           | D v          | DFQD1    | 0.000 |   0.913 |    2.402 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__4_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_5_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.403
  Arrival Time                  0.915
  Slack Time                   -1.488
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_5_                | CP ^         |          |       |   0.340 |    1.828 | 
     | normalizer_inst/sum_reg_5_                | CP ^ -> Q ^  | DFKCNQD4 | 0.065 |   0.405 |    1.893 | 
     | normalizer_inst/FE_OCPC3398_sum_5         | I ^ -> ZN v  | INVD12   | 0.013 |   0.418 |    1.906 | 
     | normalizer_inst/FE_OCPC3615_FE_OFN15777_n | I v -> ZN ^  | INVD12   | 0.019 |   0.437 |    1.925 | 
     | normalizer_inst/U10168                    | A2 ^ -> ZN v | ND2D8    | 0.017 |   0.454 |    1.942 | 
     | normalizer_inst/U9508                     | A1 v -> ZN ^ | ND2D3    | 0.014 |   0.468 |    1.956 | 
     | normalizer_inst/U1903                     | A1 ^ -> ZN v | NR2D4    | 0.009 |   0.477 |    1.965 | 
     | normalizer_inst/FE_RC_2156_0              | A2 v -> ZN v | IOA21D2  | 0.038 |   0.514 |    2.002 | 
     | normalizer_inst/U5059                     | A1 v -> ZN ^ | ND2D1    | 0.018 |   0.532 |    2.020 | 
     | normalizer_inst/U3725                     | A1 ^ -> ZN v | CKND2D2  | 0.047 |   0.579 |    2.067 | 
     | normalizer_inst/FE_PHC7559_n15117         | I v -> Z v   | BUFFD0   | 0.034 |   0.613 |    2.101 | 
     | normalizer_inst/FE_PHC5920_n15117         | I v -> Z v   | CKBD0    | 0.023 |   0.637 |    2.125 | 
     | normalizer_inst/FE_OFC2032_n15117         | I v -> Z v   | BUFFD2   | 0.037 |   0.674 |    2.162 | 
     | normalizer_inst/U500                      | B v -> ZN ^  | OAI21D0  | 0.033 |   0.706 |    2.194 | 
     | normalizer_inst/FE_RC_1415_0              | B ^ -> ZN v  | AOI21D1  | 0.015 |   0.722 |    2.210 | 
     | normalizer_inst/FE_RC_1414_0              | A1 v -> ZN ^ | NR2D2    | 0.016 |   0.738 |    2.226 | 
     | normalizer_inst/U9279                     | A2 ^ -> ZN v | CKND2D2  | 0.023 |   0.761 |    2.249 | 
     | normalizer_inst/U3916                     | A2 v -> ZN ^ | CKND2D1  | 0.024 |   0.785 |    2.273 | 
     | normalizer_inst/U9996                     | A1 ^ -> ZN v | CKND2D0  | 0.033 |   0.818 |    2.306 | 
     | normalizer_inst/FE_PHC5655_N511           | I v -> Z v   | CKBD0    | 0.031 |   0.849 |    2.337 | 
     | normalizer_inst/FE_PHC6258_N511           | I v -> Z v   | CKBD0    | 0.022 |   0.871 |    2.359 | 
     | normalizer_inst/FE_PHC8031_N511           | I v -> Z v   | CKBD0    | 0.021 |   0.891 |    2.379 | 
     | normalizer_inst/FE_PHC7213_N511           | I v -> Z v   | CKBD0    | 0.023 |   0.915 |    2.403 | 
     | normalizer_inst/div_out_2_reg_0__4_       | D v          | DFQD1    | 0.000 |   0.915 |    2.403 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__3_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_5_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.402
  Arrival Time                  0.919
  Slack Time                   -1.483
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_5_                | CP ^         |          |       |   0.340 |    1.823 | 
     | normalizer_inst/sum_reg_5_                | CP ^ -> Q v  | DFKCNQD4 | 0.063 |   0.403 |    1.886 | 
     | normalizer_inst/FE_OCPC3398_sum_5         | I v -> ZN ^  | INVD12   | 0.016 |   0.419 |    1.902 | 
     | normalizer_inst/FE_OCPC3615_FE_OFN15777_n | I ^ -> ZN v  | INVD12   | 0.015 |   0.434 |    1.917 | 
     | normalizer_inst/U10168                    | A2 v -> ZN ^ | ND2D8    | 0.015 |   0.449 |    1.932 | 
     | normalizer_inst/U9242                     | A2 ^ -> ZN v | ND2D4    | 0.012 |   0.461 |    1.944 | 
     | normalizer_inst/U2733                     | I v -> ZN ^  | INVD1    | 0.018 |   0.479 |    1.961 | 
     | normalizer_inst/U5861                     | A1 ^ -> ZN v | ND2D1    | 0.022 |   0.500 |    1.983 | 
     | normalizer_inst/U5062                     | B1 v -> ZN ^ | IND2D4   | 0.046 |   0.547 |    2.030 | 
     | normalizer_inst/U7928                     | A2 ^ -> ZN v | CKND2D2  | 0.039 |   0.585 |    2.068 | 
     | normalizer_inst/FE_RC_2085_0              | B1 v -> ZN ^ | IND2D0   | 0.023 |   0.608 |    2.091 | 
     | normalizer_inst/U8992                     | A1 ^ -> ZN v | NR2D0    | 0.012 |   0.620 |    2.103 | 
     | normalizer_inst/U6274                     | A2 v -> ZN ^ | ND2D0    | 0.025 |   0.644 |    2.127 | 
     | normalizer_inst/U9770                     | A1 ^ -> ZN v | ND2D2    | 0.010 |   0.654 |    2.137 | 
     | normalizer_inst/FE_PHC8413_n4014          | I v -> Z v   | CKBD3    | 0.031 |   0.685 |    2.168 | 
     | normalizer_inst/U10641                    | A1 v -> ZN ^ | CKND2D1  | 0.021 |   0.706 |    2.188 | 
     | normalizer_inst/U335                      | A1 ^ -> ZN v | ND2D2    | 0.025 |   0.731 |    2.214 | 
     | normalizer_inst/U7659                     | A1 v -> ZN ^ | ND3D1    | 0.019 |   0.750 |    2.233 | 
     | normalizer_inst/U3090                     | A2 ^ -> ZN v | CKND2D2  | 0.014 |   0.765 |    2.247 | 
     | normalizer_inst/FE_OFC1509_n3609          | I v -> ZN ^  | CKND0    | 0.016 |   0.781 |    2.263 | 
     | normalizer_inst/U295                      | A1 ^ -> ZN v | CKND2D1  | 0.012 |   0.793 |    2.275 | 
     | normalizer_inst/FE_PHC5588_n15546         | I v -> Z v   | BUFFD1   | 0.024 |   0.816 |    2.299 | 
     | normalizer_inst/FE_PHC6062_n15546         | I v -> Z v   | CKBD1    | 0.021 |   0.838 |    2.320 | 
     | normalizer_inst/FE_PHC6732_n15546         | I v -> Z v   | CKBD0    | 0.024 |   0.862 |    2.345 | 
     | normalizer_inst/FE_PHC8449_n15546         | I v -> Z v   | CKBD0    | 0.022 |   0.885 |    2.367 | 
     | normalizer_inst/FE_OCPC4578_n15546        | I v -> Z v   | CKBD0    | 0.034 |   0.919 |    2.402 | 
     | normalizer_inst/div_out_1_reg_0__3_       | D v          | DFQD1    | 0.000 |   0.919 |    2.402 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__5_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_0_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.404
  Arrival Time                  0.925
  Slack Time                   -1.479
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_0_                    | CP ^         |          |       |   0.340 |    1.819 | 
     | normalizer_inst/sum_reg_0_                    | CP ^ -> Q v  | DFKCNQD4 | 0.065 |   0.405 |    1.884 | 
     | normalizer_inst/FE_OCPC3348_sum_0             | I v -> ZN ^  | INVD16   | 0.017 |   0.422 |    1.901 | 
     | normalizer_inst/FE_OCPC3349_sum_0             | I ^ -> ZN v  | INVD3    | 0.027 |   0.450 |    1.928 | 
     | normalizer_inst/FE_PHC7884_FE_OFN106_n6069    | I v -> Z v   | BUFFD8   | 0.033 |   0.482 |    1.961 | 
     | normalizer_inst/U4506                         | A2 v -> ZN ^ | ND2D1    | 0.018 |   0.500 |    1.979 | 
     | normalizer_inst/U14148                        | A3 ^ -> ZN v | AOI31D0  | 0.045 |   0.545 |    2.024 | 
     | normalizer_inst/U13908                        | A1 v -> ZN ^ | NR2XD0   | 0.032 |   0.578 |    2.056 | 
     | normalizer_inst/U12298                        | A2 ^ -> ZN v | CKND2D0  | 0.016 |   0.594 |    2.073 | 
     | normalizer_inst/FE_PHC8005_n12814             | I v -> Z v   | BUFFD1   | 0.025 |   0.620 |    2.098 | 
     | normalizer_inst/U12296                        | A1 v -> ZN ^ | ND3D1    | 0.020 |   0.639 |    2.118 | 
     | normalizer_inst/FE_RC_442_0                   | B2 ^ -> ZN v | IND3D4   | 0.027 |   0.667 |    2.145 | 
     | normalizer_inst/U11640                        | A1 v -> ZN ^ | CKND2D2  | 0.032 |   0.698 |    2.177 | 
     | normalizer_inst/FE_RC_1640_0                  | A2 ^ -> ZN v | CKND2D0  | 0.019 |   0.717 |    2.196 | 
     | normalizer_inst/U10505                        | A1 v -> ZN ^ | ND2D1    | 0.022 |   0.739 |    2.218 | 
     | normalizer_inst/U4475                         | A1 ^ -> ZN v | CKND2D1  | 0.012 |   0.751 |    2.230 | 
     | normalizer_inst/FE_PHC5590_n15558             | I v -> Z v   | BUFFD1   | 0.029 |   0.780 |    2.259 | 
     | normalizer_inst/FE_PHC7162_n15558             | I v -> Z v   | CKBD0    | 0.024 |   0.804 |    2.283 | 
     | normalizer_inst/FE_OCPC4878_n15558            | I v -> Z v   | CKBD0    | 0.023 |   0.827 |    2.306 | 
     | normalizer_inst/FE_PHC5598_FE_OCPN4878_n15558 | I v -> Z v   | CKBD0    | 0.023 |   0.850 |    2.329 | 
     | normalizer_inst/FE_PHC7164_FE_OCPN4878_n15558 | I v -> Z v   | CKBD0    | 0.025 |   0.875 |    2.354 | 
     | normalizer_inst/FE_PHC8358_FE_OCPN4878_n15558 | I v -> Z v   | CKBD0    | 0.026 |   0.901 |    2.380 | 
     | normalizer_inst/FE_PHC6129_FE_OCPN4878_n15558 | I v -> Z v   | CKBD0    | 0.024 |   0.925 |    2.404 | 
     | normalizer_inst/div_out_1_reg_1__5_           | D v          | DFQD1    | 0.000 |   0.925 |    2.404 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__3_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__3_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_0__0_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.387
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.391
  Arrival Time                  0.915
  Slack Time                   -1.476
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.341
     = Beginpoint Arrival Time       0.341
     +----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                              |              |         |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_0__0_           | CP ^         |         |       |   0.341 |    1.817 | 
     | normalizer_inst/div_in_2_reg_0__0_           | CP ^ -> Q ^  | DFQD2   | 0.056 |   0.397 |    1.873 | 
     | normalizer_inst/FE_PHC5746_div_in_2_0        | I ^ -> Z ^   | BUFFD1  | 0.072 |   0.469 |    1.945 | 
     | normalizer_inst/U11735                       | A2 ^ -> ZN v | ND2D0   | 0.031 |   0.500 |    1.976 | 
     | normalizer_inst/U2437                        | A3 v -> ZN ^ | ND3D1   | 0.021 |   0.521 |    1.997 | 
     | normalizer_inst/U6595                        | A2 ^ -> ZN v | NR2D1   | 0.016 |   0.537 |    2.013 | 
     | normalizer_inst/U9263                        | A1 v -> ZN ^ | CKND2D2 | 0.022 |   0.560 |    2.036 | 
     | normalizer_inst/U9257                        | A1 ^ -> ZN v | NR2D0   | 0.019 |   0.578 |    2.054 | 
     | normalizer_inst/U9709                        | A1 v -> ZN ^ | NR2XD0  | 0.018 |   0.596 |    2.072 | 
     | normalizer_inst/FE_RC_155_0                  | A1 ^ -> ZN v | CKND2D1 | 0.012 |   0.608 |    2.084 | 
     | normalizer_inst/FE_RC_154_0                  | B1 v -> ZN ^ | IND2D1  | 0.017 |   0.626 |    2.101 | 
     | normalizer_inst/FE_PHC6255_FE_DBTN48_n14581  | I ^ -> Z ^   | BUFFD2  | 0.034 |   0.660 |    2.136 | 
     | normalizer_inst/FE_PHC7003_FE_DBTN48_n14581  | I ^ -> Z ^   | BUFFD1  | 0.024 |   0.684 |    2.160 | 
     | normalizer_inst/U9254                        | A2 ^ -> ZN v | CKND2D1 | 0.014 |   0.698 |    2.174 | 
     | normalizer_inst/U2485                        | A2 v -> ZN ^ | CKND2D2 | 0.021 |   0.718 |    2.194 | 
     | normalizer_inst/U2998                        | A2 ^ -> ZN v | CKND2D2 | 0.015 |   0.734 |    2.210 | 
     | normalizer_inst/FE_RC_9_0_dup                | A1 v -> ZN ^ | ND3D2   | 0.022 |   0.755 |    2.231 | 
     | normalizer_inst/U2736                        | A2 ^ -> ZN v | CKND2D4 | 0.016 |   0.772 |    2.248 | 
     | normalizer_inst/FE_OCPC3380_n8318            | I v -> Z v   | CKBD2   | 0.033 |   0.804 |    2.280 | 
     | normalizer_inst/FE_PHC5659_FE_OFN15671_n8318 | I v -> Z v   | CKBD0   | 0.025 |   0.830 |    2.305 | 
     | normalizer_inst/FE_PHC7211_FE_OFN15671_n8318 | I v -> Z v   | CKBD0   | 0.023 |   0.852 |    2.328 | 
     | normalizer_inst/FE_PHC6327_FE_OFN15671_n8318 | I v -> Z v   | CKBD0   | 0.022 |   0.874 |    2.350 | 
     | normalizer_inst/FE_PHC8147_FE_OFN15671_n8318 | I v -> Z v   | CKBD0   | 0.022 |   0.896 |    2.372 | 
     | normalizer_inst/FE_OCPC2959_n8318            | I v -> ZN ^  | CKND0   | 0.018 |   0.915 |    2.391 | 
     | normalizer_inst/div_out_2_reg_0__3_          | D ^          | DFQD1   | 0.000 |   0.915 |    2.391 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__4_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__4_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_0_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.394
  Arrival Time                  0.925
  Slack Time                   -1.469
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +---------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                            |              |          |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_0_                 | CP ^         |          |       |   0.340 |    1.809 | 
     | normalizer_inst/sum_reg_0_                 | CP ^ -> Q ^  | DFKCNQD4 | 0.068 |   0.408 |    1.877 | 
     | normalizer_inst/FE_OCPC3348_sum_0          | I ^ -> ZN v  | INVD16   | 0.014 |   0.422 |    1.891 | 
     | normalizer_inst/FE_OCPC3349_sum_0          | I v -> ZN ^  | INVD3    | 0.038 |   0.460 |    1.929 | 
     | normalizer_inst/FE_PHC7884_FE_OFN106_n6069 | I ^ -> Z ^   | BUFFD8   | 0.031 |   0.491 |    1.961 | 
     | normalizer_inst/U707                       | A2 ^ -> ZN v | ND2D1    | 0.011 |   0.503 |    1.972 | 
     | normalizer_inst/FE_PHC6864_n12246          | I v -> Z v   | BUFFD1   | 0.036 |   0.538 |    2.008 | 
     | normalizer_inst/FE_RC_1902_0               | A2 v -> ZN ^ | ND3D2    | 0.024 |   0.562 |    2.031 | 
     | normalizer_inst/U8132                      | A1 ^ -> ZN v | NR2XD1   | 0.029 |   0.591 |    2.060 | 
     | normalizer_inst/FE_RC_1258_0               | A1 v -> ZN ^ | OAI21D2  | 0.049 |   0.640 |    2.109 | 
     | normalizer_inst/U4487                      | A1 ^ -> ZN v | AOI21D1  | 0.036 |   0.675 |    2.145 | 
     | normalizer_inst/U9372_dup                  | A1 v -> ZN ^ | OAI211D2 | 0.038 |   0.713 |    2.182 | 
     | normalizer_inst/U3104                      | A1 ^ -> ZN v | CKND2D2  | 0.015 |   0.728 |    2.198 | 
     | normalizer_inst/U4135                      | A1 v -> ZN ^ | CKND2D4  | 0.016 |   0.744 |    2.213 | 
     | normalizer_inst/FE_PHC8232_n8896           | I ^ -> Z ^   | CKBD4    | 0.022 |   0.766 |    2.235 | 
     | normalizer_inst/FE_PHC7127_n8896           | I ^ -> Z ^   | CKBD0    | 0.021 |   0.787 |    2.256 | 
     | normalizer_inst/U13133                     | A1 ^ -> ZN v | CKND2D0  | 0.019 |   0.806 |    2.275 | 
     | normalizer_inst/U4538                      | A1 v -> ZN ^ | CKND2D0  | 0.019 |   0.824 |    2.294 | 
     | normalizer_inst/FE_PHC5625_N500            | I ^ -> Z ^   | CKBD0    | 0.029 |   0.853 |    2.323 | 
     | normalizer_inst/FE_PHC8359_N500            | I ^ -> Z ^   | CKBD0    | 0.028 |   0.882 |    2.351 | 
     | normalizer_inst/FE_PHC7212_N500            | I ^ -> Z ^   | CKBD0    | 0.021 |   0.903 |    2.372 | 
     | normalizer_inst/FE_PHC6192_N500            | I ^ -> Z ^   | CKBD0    | 0.022 |   0.925 |    2.394 | 
     | normalizer_inst/div_out_1_reg_1__4_        | D ^          | DFQD1    | 0.000 |   0.925 |    2.394 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__7_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__2_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.382
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.395
  Arrival Time                  0.934
  Slack Time                   -1.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                              |              |         |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__2_           | CP ^         |         |       |   0.340 |    1.800 | 
     | normalizer_inst/div_in_1_reg_0__2_           | CP ^ -> Q ^  | DFQD4   | 0.069 |   0.409 |    1.869 | 
     | normalizer_inst/U8679                        | A3 ^ -> ZN v | ND3D1   | 0.035 |   0.443 |    1.904 | 
     | normalizer_inst/U2130                        | B v -> ZN ^  | OAI21D4 | 0.019 |   0.462 |    1.922 | 
     | normalizer_inst/U9632                        | A1 ^ -> ZN v | NR2D3   | 0.014 |   0.476 |    1.936 | 
     | normalizer_inst/U13997                       | A3 v -> ZN ^ | ND3D8   | 0.016 |   0.492 |    1.953 | 
     | normalizer_inst/U7705                        | A1 ^ -> ZN v | ND2D2   | 0.016 |   0.509 |    1.969 | 
     | normalizer_inst/U7704                        | A2 v -> ZN ^ | CKND2D2 | 0.014 |   0.523 |    1.984 | 
     | normalizer_inst/U7630                        | A1 ^ -> ZN v | ND2D2   | 0.013 |   0.536 |    1.997 | 
     | normalizer_inst/U904                         | A1 v -> ZN ^ | ND2D4   | 0.012 |   0.549 |    2.009 | 
     | normalizer_inst/U885                         | A1 ^ -> ZN v | ND2D4   | 0.012 |   0.561 |    2.021 | 
     | normalizer_inst/U4273                        | A2 v -> ZN ^ | CKND2D8 | 0.011 |   0.572 |    2.032 | 
     | normalizer_inst/FE_PHC7934_n15543            | I ^ -> Z ^   | CKBD0   | 0.021 |   0.593 |    2.053 | 
     | normalizer_inst/FE_PHC5558_n15543            | I ^ -> Z ^   | BUFFD0  | 0.088 |   0.680 |    2.141 | 
     | normalizer_inst/FE_OCPC3116_FE_OFN277_n15543 | I ^ -> ZN v  | INVD2   | 0.049 |   0.729 |    2.190 | 
     | normalizer_inst/U10734                       | A1 v -> ZN ^ | NR2XD0  | 0.056 |   0.785 |    2.245 | 
     | normalizer_inst/FE_RC_1819_0                 | A1 ^ -> ZN v | NR2D0   | 0.035 |   0.820 |    2.280 | 
     | normalizer_inst/FE_PHC5579_N492              | I v -> Z v   | CKBD0   | 0.028 |   0.848 |    2.309 | 
     | normalizer_inst/FE_PHC6038_N492              | I v -> Z v   | CKBD0   | 0.022 |   0.870 |    2.331 | 
     | normalizer_inst/FE_PHC7599_N492              | I v -> Z v   | CKBD0   | 0.020 |   0.890 |    2.350 | 
     | normalizer_inst/FE_PHC7966_N492              | I v -> Z v   | CKBD0   | 0.021 |   0.911 |    2.371 | 
     | normalizer_inst/FE_PHC6711_N492              | I v -> Z v   | CKBD0   | 0.024 |   0.934 |    2.395 | 
     | normalizer_inst/div_out_1_reg_0__7_          | D v          | DFQD1   | 0.000 |   0.934 |    2.395 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__4_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__4_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__0_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.394
  Arrival Time                  0.950
  Slack Time                   -1.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                      |              |         |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__0_   | CP ^         |         |       |   0.340 |    1.784 | 
     | normalizer_inst/div_in_1_reg_0__0_   | CP ^ -> Q ^  | DFQD1   | 0.081 |   0.421 |    1.865 | 
     | normalizer_inst/FE_OFC709_div_in_1_0 | I ^ -> ZN v  | INVD1   | 0.010 |   0.431 |    1.875 | 
     | normalizer_inst/FE_PHC5751_n12232    | I v -> Z v   | CKBD0   | 0.044 |   0.476 |    1.920 | 
     | normalizer_inst/FE_RC_1533_0         | B2 v -> ZN ^ | OAI22D1 | 0.057 |   0.533 |    1.977 | 
     | normalizer_inst/FE_RC_429_0          | A2 ^ -> ZN v | NR3D0   | 0.024 |   0.557 |    2.001 | 
     | normalizer_inst/U5424                | A1 v -> ZN ^ | ND2D1   | 0.022 |   0.579 |    2.023 | 
     | normalizer_inst/U7790                | A1 ^ -> Z ^  | CKAN2D0 | 0.032 |   0.611 |    2.055 | 
     | normalizer_inst/U5388                | A2 ^ -> ZN v | CKND2D0 | 0.017 |   0.628 |    2.072 | 
     | normalizer_inst/FE_RC_591_0          | A2 v -> ZN ^ | ND3D1   | 0.025 |   0.653 |    2.097 | 
     | normalizer_inst/U3272                | A1 ^ -> ZN v | CKND2D0 | 0.024 |   0.677 |    2.121 | 
     | normalizer_inst/U5285                | A1 v -> ZN ^ | ND2D0   | 0.021 |   0.698 |    2.142 | 
     | normalizer_inst/FE_RC_390_0          | A1 ^ -> ZN v | ND3D1   | 0.020 |   0.718 |    2.162 | 
     | normalizer_inst/U4548                | A1 v -> ZN ^ | CKND2D2 | 0.012 |   0.730 |    2.174 | 
     | normalizer_inst/FE_PHC5587_n15548    | I ^ -> Z ^   | BUFFD3  | 0.024 |   0.754 |    2.198 | 
     | normalizer_inst/U8231                | A2 ^ -> ZN v | CKND2D1 | 0.019 |   0.773 |    2.217 | 
     | normalizer_inst/FE_PHC6778_n3480     | I v -> Z v   | CKBD0   | 0.022 |   0.795 |    2.239 | 
     | normalizer_inst/FE_PHC6082_n3480     | I v -> Z v   | CKBD0   | 0.021 |   0.816 |    2.260 | 
     | normalizer_inst/FE_OCPC4447_n3480    | I v -> Z v   | CKBD0   | 0.021 |   0.836 |    2.280 | 
     | normalizer_inst/U4543                | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.852 |    2.296 | 
     | normalizer_inst/FE_PHC8479_N489      | I ^ -> Z ^   | CKBD0   | 0.029 |   0.881 |    2.325 | 
     | normalizer_inst/FE_PHC5596_N489      | I ^ -> Z ^   | CKBD0   | 0.024 |   0.905 |    2.349 | 
     | normalizer_inst/FE_PHC6798_N489      | I ^ -> Z ^   | CKBD0   | 0.022 |   0.927 |    2.371 | 
     | normalizer_inst/FE_PHC6130_N489      | I ^ -> Z ^   | CKBD0   | 0.023 |   0.950 |    2.394 | 
     | normalizer_inst/div_out_1_reg_0__4_  | D ^          | DFQD1   | 0.000 |   0.950 |    2.394 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_6_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.386
+ Hold                         -0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.386
  Arrival Time                  0.973
  Slack Time                   -1.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.044 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.121 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.197 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.235 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.260 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.284 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.308 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.969 |    2.383 | 
     | normalizer_inst/psum_norm_2_reg_6_            | SA v        | DFXQD2 | 0.003 |   0.973 |    2.386 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_7_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.386
+ Hold                         -0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.386
  Arrival Time                  0.973
  Slack Time                   -1.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.044 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.121 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.197 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.235 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.260 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.284 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.308 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.969 |    2.383 | 
     | normalizer_inst/psum_norm_2_reg_7_            | SA v        | DFXQD2 | 0.003 |   0.973 |    2.386 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_1_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.389
  Arrival Time                  0.977
  Slack Time                   -1.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.043 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.121 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.197 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.234 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.259 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.284 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.308 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.970 |    2.382 | 
     | normalizer_inst/psum_norm_1_reg_1_            | SA v        | DFXQD2 | 0.007 |   0.977 |    2.389 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_2_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.389
  Arrival Time                  0.976
  Slack Time                   -1.412
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.043 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.120 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.196 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.234 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.259 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.284 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.308 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.969 |    2.382 | 
     | normalizer_inst/psum_norm_1_reg_2_            | SA v        | DFXQD1 | 0.007 |   0.976 |    2.389 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__3_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_0_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.404
  Arrival Time                  0.991
  Slack Time                   -1.412
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +---------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                            |              |          |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_0_                 | CP ^         |          |       |   0.340 |    1.752 | 
     | normalizer_inst/sum_reg_0_                 | CP ^ -> Q ^  | DFKCNQD4 | 0.068 |   0.408 |    1.820 | 
     | normalizer_inst/FE_OCPC3348_sum_0          | I ^ -> ZN v  | INVD16   | 0.014 |   0.422 |    1.834 | 
     | normalizer_inst/FE_OCPC3349_sum_0          | I v -> ZN ^  | INVD3    | 0.038 |   0.460 |    1.872 | 
     | normalizer_inst/FE_PHC7884_FE_OFN106_n6069 | I ^ -> Z ^   | BUFFD8   | 0.031 |   0.491 |    1.904 | 
     | normalizer_inst/U707                       | A2 ^ -> ZN v | ND2D1    | 0.011 |   0.503 |    1.915 | 
     | normalizer_inst/FE_PHC6864_n12246          | I v -> Z v   | BUFFD1   | 0.036 |   0.538 |    1.951 | 
     | normalizer_inst/FE_RC_1902_0               | A2 v -> ZN ^ | ND3D2    | 0.024 |   0.562 |    1.974 | 
     | normalizer_inst/U8132                      | A1 ^ -> ZN v | NR2XD1   | 0.029 |   0.591 |    2.003 | 
     | normalizer_inst/FE_RC_1258_0               | A1 v -> ZN ^ | OAI21D2  | 0.049 |   0.640 |    2.052 | 
     | normalizer_inst/U4487                      | A1 ^ -> ZN v | AOI21D1  | 0.036 |   0.675 |    2.088 | 
     | normalizer_inst/U9372_dup                  | A1 v -> ZN ^ | OAI211D2 | 0.038 |   0.713 |    2.125 | 
     | normalizer_inst/U3104                      | A1 ^ -> ZN v | CKND2D2  | 0.015 |   0.728 |    2.141 | 
     | normalizer_inst/U4135                      | A1 v -> ZN ^ | CKND2D4  | 0.016 |   0.744 |    2.156 | 
     | normalizer_inst/FE_OFC2598_n8896           | I ^ -> ZN v  | CKND2    | 0.008 |   0.752 |    2.165 | 
     | normalizer_inst/U11202                     | A1 v -> ZN ^ | ND2D2    | 0.023 |   0.776 |    2.188 | 
     | normalizer_inst/FE_RC_1672_0               | I ^ -> ZN v  | CKND2    | 0.010 |   0.786 |    2.198 | 
     | normalizer_inst/FE_PHC5593_FE_OFN282_n3771 | I v -> Z v   | CKBD4    | 0.027 |   0.813 |    2.226 | 
     | normalizer_inst/FE_PHC8283_FE_OFN282_n3771 | I v -> Z v   | CKBD1    | 0.021 |   0.834 |    2.246 | 
     | normalizer_inst/FE_PHC7208_FE_OFN282_n3771 | I v -> Z v   | CKBD0    | 0.020 |   0.854 |    2.266 | 
     | normalizer_inst/FE_RC_1809_0               | A1 v -> ZN ^ | NR2D0    | 0.021 |   0.875 |    2.287 | 
     | normalizer_inst/U5216                      | A2 ^ -> ZN v | CKND2D0  | 0.021 |   0.896 |    2.308 | 
     | normalizer_inst/FE_PHC8360_n15553          | I v -> Z v   | CKBD0    | 0.028 |   0.924 |    2.336 | 
     | normalizer_inst/FE_PHC5597_n15553          | I v -> Z v   | CKBD0    | 0.023 |   0.947 |    2.359 | 
     | normalizer_inst/FE_PHC7253_n15553          | I v -> Z v   | CKBD0    | 0.021 |   0.968 |    2.380 | 
     | normalizer_inst/FE_PHC6260_n15553          | I v -> Z v   | CKBD0    | 0.024 |   0.991 |    2.404 | 
     | normalizer_inst/div_out_1_reg_1__3_        | D v          | DFQD1    | 0.000 |   0.991 |    2.404 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_5_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.386
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.386
  Arrival Time                  0.973
  Slack Time                   -1.412
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.043 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.120 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.196 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.234 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.259 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.283 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.307 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.970 |    2.382 | 
     | normalizer_inst/psum_norm_2_reg_5_            | SA v        | DFXQD1 | 0.004 |   0.973 |    2.386 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_3_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.387
+ Hold                         -0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.387
  Arrival Time                  0.975
  Slack Time                   -1.412
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.043 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.120 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.196 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.233 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.258 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.283 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.307 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.969 |    2.382 | 
     | normalizer_inst/psum_norm_2_reg_3_            | SA v        | DFXQD2 | 0.005 |   0.975 |    2.387 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.380
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.380
  Arrival Time                  0.970
  Slack Time                   -1.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.040 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.117 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.193 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.231 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.256 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.280 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.304 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.969 |    2.379 | 
     | normalizer_inst/psum_norm_1_reg_7_            | SA v        | DFXQD2 | 0.001 |   0.970 |    2.380 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_3_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.375
  Arrival Time                  0.977
  Slack Time                   -1.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.029 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.106 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.182 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.219 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.244 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.269 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.293 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.970 |    2.367 | 
     | normalizer_inst/psum_norm_1_reg_3_            | SA v        | DFXQD4 | 0.007 |   0.977 |    2.375 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_5_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.375
  Arrival Time                  0.977
  Slack Time                   -1.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.028 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.106 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.182 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.219 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.244 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.269 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.293 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.969 |    2.367 | 
     | normalizer_inst/psum_norm_1_reg_5_            | SA v        | DFXQD4 | 0.007 |   0.977 |    2.375 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_4_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.374
  Arrival Time                  0.977
  Slack Time                   -1.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.028 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.105 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.181 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.219 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.244 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.269 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.293 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.969 |    2.367 | 
     | normalizer_inst/psum_norm_1_reg_4_            | SA v        | DFXQD4 | 0.007 |   0.977 |    2.374 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_0_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.373
  Arrival Time                  0.975
  Slack Time                   -1.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.028 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.105 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.181 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.219 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.244 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.269 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.293 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.970 |    2.367 | 
     | normalizer_inst/psum_norm_2_reg_0_            | SA v        | DFXQD4 | 0.006 |   0.975 |    2.373 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_1_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.373
  Arrival Time                  0.975
  Slack Time                   -1.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.028 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.105 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.181 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.219 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.244 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.269 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.293 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.970 |    2.367 | 
     | normalizer_inst/psum_norm_2_reg_1_            | SA v        | DFXQD4 | 0.006 |   0.975 |    2.373 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_2_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.373
  Arrival Time                  0.975
  Slack Time                   -1.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.028 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.105 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.181 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.219 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.244 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.269 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.293 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.970 |    2.367 | 
     | normalizer_inst/psum_norm_2_reg_2_            | SA v        | DFXQD4 | 0.006 |   0.975 |    2.373 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_0_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.374
  Arrival Time                  0.976
  Slack Time                   -1.397
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.028 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.105 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.181 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.219 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.244 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.268 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.292 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.969 |    2.367 | 
     | normalizer_inst/psum_norm_1_reg_0_            | SA v        | DFXQD4 | 0.007 |   0.976 |    2.374 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_4_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.386
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.370
  Arrival Time                  0.974
  Slack Time                   -1.397
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.028 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.105 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.181 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.218 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.243 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.268 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.292 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.970 |    2.366 | 
     | normalizer_inst/psum_norm_2_reg_4_            | SA v        | DFXQD4 | 0.004 |   0.974 |    2.370 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.381
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.366
  Arrival Time                  0.970
  Slack Time                   -1.395
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.631
     = Beginpoint Arrival Time       0.631
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg                 | CP ^        |        |       |   0.631 |    2.026 | 
     | normalizer_inst/div_sel_3_reg                 | CP ^ -> Q v | DFQD1  | 0.077 |   0.708 |    2.103 | 
     | normalizer_inst/FE_OFC67_div_sel_3            | I v -> Z v  | BUFFD1 | 0.076 |   0.784 |    2.179 | 
     | normalizer_inst/FE_PHC5372_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.038 |   0.821 |    2.217 | 
     | normalizer_inst/FE_PHC6431_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.846 |    2.242 | 
     | normalizer_inst/FE_PHC7366_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.025 |   0.871 |    2.266 | 
     | normalizer_inst/FE_PHC7813_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD0  | 0.024 |   0.895 |    2.290 | 
     | normalizer_inst/FE_PHC5768_FE_OFN67_div_sel_3 | I v -> Z v  | CKBD2  | 0.074 |   0.969 |    2.365 | 
     | normalizer_inst/psum_norm_1_reg_6_            | SA v        | DFXQD4 | 0.001 |   0.970 |    2.366 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__2__6_/CP 
Endpoint:   normalizer_inst/shift_reg_1__2__6_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__28_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.241
  Slack Time                   -0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__28_ | CP ^        |        |       |   0.152 |    0.465 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__28_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.212 |    0.525 | 
     | normalizer_inst/U15542                        | A2 v -> Z v | AO22D0 | 0.029 |   0.241 |    0.554 | 
     | normalizer_inst/shift_reg_1__2__6_            | D v         | DFQD1  | 0.000 |   0.241 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__1__6_/CP 
Endpoint:   normalizer_inst/shift_reg_1__1__6_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__17_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.242
  Slack Time                   -0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__17_ | CP ^        |        |       |   0.152 |    0.464 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__17_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.213 |    0.525 | 
     | normalizer_inst/U15604                        | A2 v -> Z v | AO22D0 | 0.029 |   0.242 |    0.554 | 
     | normalizer_inst/shift_reg_1__1__6_            | D v         | DFQD1  | 0.000 |   0.242 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 51: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__1__1_/CP 
Endpoint:   normalizer_inst/shift_reg_1__1__1_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__12_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.242
  Slack Time                   -0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.151
     = Beginpoint Arrival Time       0.151
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__12_ | CP ^        |        |       |   0.151 |    0.463 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__12_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.212 |    0.524 | 
     | normalizer_inst/U15603                        | A2 v -> Z v | AO22D0 | 0.029 |   0.242 |    0.554 | 
     | normalizer_inst/shift_reg_1__1__1_            | D v         | DFQD1  | 0.000 |   0.242 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 52: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__2__8_/CP 
Endpoint:   normalizer_inst/shift_reg_1__2__8_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__30_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.242
  Slack Time                   -0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__30_ | CP ^        |        |       |   0.152 |    0.464 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__30_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.211 |    0.523 | 
     | normalizer_inst/U15557                        | A2 v -> Z v | AO22D0 | 0.031 |   0.242 |    0.554 | 
     | normalizer_inst/shift_reg_1__2__8_            | D v         | DFQD1  | 0.000 |   0.242 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 53: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__7__6_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__6_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__83_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.243
  Slack Time                   -0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__83_ | CP ^         |          |       |   0.155 |    0.466 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__83_ | CP ^ -> Q v  | DFQD1    | 0.064 |   0.219 |    0.530 | 
     | normalizer_inst/U14308                        | B2 v -> ZN v | MOAI22D1 | 0.024 |   0.243 |    0.554 | 
     | normalizer_inst/shift_reg_1__7__6_            | D v          | DFQD1    | 0.000 |   0.243 |    0.554 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 54: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__1__9_/CP 
Endpoint:   normalizer_inst/shift_reg_1__1__9_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__20_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.243
  Slack Time                   -0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__20_ | CP ^        |        |       |   0.152 |    0.463 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__20_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.212 |    0.523 | 
     | normalizer_inst/U15544                        | A2 v -> Z v | AO22D0 | 0.031 |   0.243 |    0.554 | 
     | normalizer_inst/shift_reg_1__1__9_            | D v         | DFQD1  | 0.000 |   0.243 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 55: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__4__0_/CP 
Endpoint:   normalizer_inst/shift_reg_1__4__0_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__44_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.243
  Slack Time                   -0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__44_ | CP ^        |        |       |   0.154 |    0.465 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__44_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.525 | 
     | normalizer_inst/U15664                        | A2 v -> Z v | AO22D0 | 0.029 |   0.243 |    0.554 | 
     | normalizer_inst/shift_reg_1__4__0_            | D v         | DFQD1  | 0.000 |   0.243 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 56: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__2__0_/CP 
Endpoint:   normalizer_inst/shift_reg_1__2__0_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__22_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.243
  Slack Time                   -0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__22_ | CP ^        |        |       |   0.153 |    0.463 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__22_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.214 |    0.524 | 
     | normalizer_inst/U15543                        | A2 v -> Z v | AO22D0 | 0.030 |   0.243 |    0.554 | 
     | normalizer_inst/shift_reg_1__2__0_            | D v         | DFQD1  | 0.000 |   0.243 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 57: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__5__10_/CP 
Endpoint:   normalizer_inst/shift_reg_1__5__10_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__65_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.243
  Slack Time                   -0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__65_ | CP ^        |        |       |   0.155 |    0.465 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__65_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.525 | 
     | normalizer_inst/U15678                        | A2 v -> Z v | AO22D0 | 0.029 |   0.243 |    0.554 | 
     | normalizer_inst/shift_reg_1__5__10_           | D v         | DFQD1  | 0.000 |   0.243 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 58: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__2__2_/CP 
Endpoint:   normalizer_inst/shift_reg_1__2__2_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__24_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.244
  Slack Time                   -0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__24_ | CP ^        |        |       |   0.153 |    0.463 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__24_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.213 |    0.524 | 
     | normalizer_inst/U15607                        | A2 v -> Z v | AO22D0 | 0.030 |   0.244 |    0.554 | 
     | normalizer_inst/shift_reg_1__2__2_            | D v         | DFQD1  | 0.000 |   0.244 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 59: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__5__3_/CP 
Endpoint:   normalizer_inst/shift_reg_1__5__3_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__58_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.539
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.243
  Slack Time                   -0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__58_ | CP ^        |        |       |   0.154 |    0.464 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__58_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.213 |    0.523 | 
     | normalizer_inst/U15541                        | A2 v -> Z v | AO22D0 | 0.029 |   0.243 |    0.553 | 
     | normalizer_inst/shift_reg_1__5__3_            | D v         | DFQD1  | 0.000 |   0.243 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 60: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__4__1_/CP 
Endpoint:   normalizer_inst/shift_reg_1__4__1_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__45_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.244
  Slack Time                   -0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__45_ | CP ^        |        |       |   0.154 |    0.464 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__45_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.214 |    0.524 | 
     | normalizer_inst/U15665                        | A2 v -> Z v | AO22D0 | 0.030 |   0.244 |    0.554 | 
     | normalizer_inst/shift_reg_1__4__1_            | D v         | DFQD1  | 0.000 |   0.244 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 61: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__6__0_/CP 
Endpoint:   normalizer_inst/shift_reg_1__6__0_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__66_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.243
  Slack Time                   -0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__66_ | CP ^        |        |       |   0.154 |    0.464 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__66_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.214 |    0.523 | 
     | normalizer_inst/U15547                        | A2 v -> Z v | AO22D0 | 0.030 |   0.243 |    0.553 | 
     | normalizer_inst/shift_reg_1__6__0_            | D v         | DFQD1  | 0.000 |   0.243 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 62: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__5__0_/CP 
Endpoint:   normalizer_inst/shift_reg_1__5__0_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__55_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.244
  Slack Time                   -0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__55_ | CP ^        |        |       |   0.154 |    0.464 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__55_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.214 |    0.523 | 
     | normalizer_inst/U15539                        | A2 v -> Z v | AO22D0 | 0.030 |   0.244 |    0.554 | 
     | normalizer_inst/shift_reg_1__5__0_            | D v         | DFQD1  | 0.000 |   0.244 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 63: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__4__10_/CP 
Endpoint:   normalizer_inst/shift_reg_1__4__10_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__54_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.244
  Slack Time                   -0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__54_ | CP ^        |        |       |   0.154 |    0.464 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__54_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.214 |    0.523 | 
     | normalizer_inst/U15671                        | A2 v -> Z v | AO22D0 | 0.031 |   0.244 |    0.554 | 
     | normalizer_inst/shift_reg_1__4__10_           | D v         | DFQD1  | 0.000 |   0.244 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 64: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__3__4_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__4_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__37_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.243
  Slack Time                   -0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__37_ | CP ^        |        |       |   0.153 |    0.462 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__37_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.213 |    0.522 | 
     | normalizer_inst/U15540                        | A2 v -> Z v | AO22D0 | 0.030 |   0.243 |    0.553 | 
     | normalizer_inst/shift_reg_1__3__4_            | D v         | DFQD1  | 0.000 |   0.243 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 65: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__3__8_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__8_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__41_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.245
  Slack Time                   -0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__41_ | CP ^        |        |       |   0.152 |    0.462 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__41_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.214 |    0.523 | 
     | normalizer_inst/U15662                        | A2 v -> Z v | AO22D0 | 0.031 |   0.245 |    0.554 | 
     | normalizer_inst/shift_reg_1__3__8_            | D v         | DFQD1  | 0.000 |   0.245 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 66: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__5__9_/CP 
Endpoint:   normalizer_inst/shift_reg_1__5__9_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__64_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.244
  Slack Time                   -0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__64_ | CP ^        |        |       |   0.154 |    0.464 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__64_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.524 | 
     | normalizer_inst/U15555                        | A2 v -> Z v | AO22D0 | 0.030 |   0.244 |    0.553 | 
     | normalizer_inst/shift_reg_1__5__9_            | D v         | DFQD1  | 0.000 |   0.244 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 67: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__1__8_/CP 
Endpoint:   normalizer_inst/shift_reg_1__1__8_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__19_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.245
  Slack Time                   -0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__19_ | CP ^        |        |       |   0.152 |    0.461 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__19_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.212 |    0.522 | 
     | normalizer_inst/U15556                        | A2 v -> Z v | AO22D0 | 0.032 |   0.245 |    0.554 | 
     | normalizer_inst/shift_reg_1__1__8_            | D v         | DFQD1  | 0.000 |   0.245 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 68: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__1__2_/CP 
Endpoint:   normalizer_inst/shift_reg_1__1__2_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__13_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.244
  Slack Time                   -0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__13_ | CP ^        |        |       |   0.153 |    0.462 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__13_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.214 |    0.523 | 
     | normalizer_inst/U15596                        | A2 v -> Z v | AO22D0 | 0.031 |   0.244 |    0.553 | 
     | normalizer_inst/shift_reg_1__1__2_            | D v         | DFQD1  | 0.000 |   0.244 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 69: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__4__9_/CP 
Endpoint:   normalizer_inst/shift_reg_1__4__9_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__53_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.245
  Slack Time                   -0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__53_ | CP ^        |        |       |   0.154 |    0.463 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__53_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.523 | 
     | normalizer_inst/U15670                        | A2 v -> Z v | AO22D0 | 0.031 |   0.245 |    0.554 | 
     | normalizer_inst/shift_reg_1__4__9_            | D v         | DFQD1  | 0.000 |   0.245 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 70: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__5__8_/CP 
Endpoint:   normalizer_inst/shift_reg_1__5__8_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__63_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.245
  Slack Time                   -0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__63_ | CP ^        |        |       |   0.155 |    0.463 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__63_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.214 |    0.523 | 
     | normalizer_inst/U15677                        | A2 v -> Z v | AO22D0 | 0.031 |   0.245 |    0.554 | 
     | normalizer_inst/shift_reg_1__5__8_            | D v         | DFQD1  | 0.000 |   0.245 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 71: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__3__1_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__1_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__34_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.245
  Slack Time                   -0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__34_ | CP ^        |        |       |   0.153 |    0.461 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__34_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.213 |    0.521 | 
     | normalizer_inst/U15538                        | A2 v -> Z v | AO22D0 | 0.032 |   0.245 |    0.553 | 
     | normalizer_inst/shift_reg_1__3__1_            | D v         | DFQD1  | 0.000 |   0.245 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 72: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__5__4_/CP 
Endpoint:   normalizer_inst/shift_reg_1__5__4_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__59_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.245
  Slack Time                   -0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__59_ | CP ^        |        |       |   0.154 |    0.462 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__59_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.522 | 
     | normalizer_inst/U15674                        | A2 v -> Z v | AO22D0 | 0.030 |   0.245 |    0.553 | 
     | normalizer_inst/shift_reg_1__5__4_            | D v         | DFQD1  | 0.000 |   0.245 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 73: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__6__10_/CP 
Endpoint:   normalizer_inst/shift_reg_1__6__10_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__76_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.245
  Slack Time                   -0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__76_ | CP ^        |        |       |   0.155 |    0.463 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__76_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.215 |    0.523 | 
     | normalizer_inst/U15552                        | A2 v -> Z v | AO22D0 | 0.030 |   0.245 |    0.554 | 
     | normalizer_inst/shift_reg_1__6__10_           | D v         | DFQD1  | 0.000 |   0.245 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 74: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__4__4_/CP 
Endpoint:   normalizer_inst/shift_reg_1__4__4_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__48_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.244
  Slack Time                   -0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__48_ | CP ^        |        |       |   0.154 |    0.462 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__48_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.522 | 
     | normalizer_inst/U15667                        | A2 v -> Z v | AO22D0 | 0.031 |   0.244 |    0.553 | 
     | normalizer_inst/shift_reg_1__4__4_            | D v         | DFQD1  | 0.000 |   0.244 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 75: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__2__1_/CP 
Endpoint:   normalizer_inst/shift_reg_1__2__1_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__23_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.245
  Slack Time                   -0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__23_ | CP ^        |        |       |   0.153 |    0.461 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__23_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.213 |    0.521 | 
     | normalizer_inst/U15545                        | A2 v -> Z v | AO22D0 | 0.033 |   0.245 |    0.553 | 
     | normalizer_inst/shift_reg_1__2__1_            | D v         | DFQD1  | 0.000 |   0.245 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 76: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__5__1_/CP 
Endpoint:   normalizer_inst/shift_reg_1__5__1_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__56_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.245
  Slack Time                   -0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__56_ | CP ^        |        |       |   0.155 |    0.463 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__56_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.215 |    0.522 | 
     | normalizer_inst/U15672                        | A2 v -> Z v | AO22D0 | 0.030 |   0.245 |    0.553 | 
     | normalizer_inst/shift_reg_1__5__1_            | D v         | DFQD1  | 0.000 |   0.245 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 77: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__2__5_/CP 
Endpoint:   normalizer_inst/shift_reg_1__2__5_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__27_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.246
  Slack Time                   -0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__27_ | CP ^        |        |       |   0.152 |    0.460 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__27_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.211 |    0.519 | 
     | normalizer_inst/U15568                        | A2 v -> Z v | AO22D0 | 0.035 |   0.246 |    0.553 | 
     | normalizer_inst/shift_reg_1__2__5_            | D v         | DFQD1  | 0.000 |   0.246 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 78: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__3__0_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__0_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__33_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.246
  Slack Time                   -0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__33_ | CP ^        |        |       |   0.154 |    0.461 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__33_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.521 | 
     | normalizer_inst/U15657                        | A2 v -> Z v | AO22D0 | 0.032 |   0.246 |    0.554 | 
     | normalizer_inst/shift_reg_1__3__0_            | D v         | DFQD1  | 0.000 |   0.246 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 79: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__6__1_/CP 
Endpoint:   normalizer_inst/shift_reg_1__6__1_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__67_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.245
  Slack Time                   -0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__67_ | CP ^        |        |       |   0.155 |    0.462 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__67_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.215 |    0.523 | 
     | normalizer_inst/U15679                        | A2 v -> Z v | AO22D0 | 0.030 |   0.245 |    0.553 | 
     | normalizer_inst/shift_reg_1__6__1_            | D v         | DFQD1  | 0.000 |   0.245 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 80: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__6__5_/CP 
Endpoint:   normalizer_inst/shift_reg_1__6__5_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__71_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.247
  Slack Time                   -0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__71_ | CP ^        |        |       |   0.155 |    0.462 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__71_ | CP ^ -> Q v | DFQD1  | 0.063 |   0.218 |    0.524 | 
     | normalizer_inst/U15681                        | A2 v -> Z v | AO22D0 | 0.030 |   0.247 |    0.554 | 
     | normalizer_inst/shift_reg_1__6__5_            | D v         | DFQD1  | 0.000 |   0.247 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 81: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__1__0_/CP 
Endpoint:   normalizer_inst/shift_reg_1__1__0_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__11_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.247
  Slack Time                   -0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__11_ | CP ^        |        |       |   0.153 |    0.460 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__11_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.213 |    0.520 | 
     | normalizer_inst/U15595                        | A2 v -> Z v | AO22D0 | 0.034 |   0.247 |    0.553 | 
     | normalizer_inst/shift_reg_1__1__0_            | D v         | DFQD1  | 0.000 |   0.247 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 82: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__6__3_/CP 
Endpoint:   normalizer_inst/shift_reg_1__6__3_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__69_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.552
  Arrival Time                  0.246
  Slack Time                   -0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__69_ | CP ^        |        |       |   0.154 |    0.461 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__69_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.521 | 
     | normalizer_inst/U15680                        | A2 v -> Z v | AO22D0 | 0.031 |   0.246 |    0.552 | 
     | normalizer_inst/shift_reg_1__6__3_            | D v         | DFQD1  | 0.000 |   0.246 |    0.552 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 83: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__1__4_/CP 
Endpoint:   normalizer_inst/shift_reg_1__1__4_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__15_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.247
  Slack Time                   -0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__15_ | CP ^        |        |       |   0.153 |    0.459 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__15_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.213 |    0.520 | 
     | normalizer_inst/U15561                        | A2 v -> Z v | AO22D0 | 0.034 |   0.247 |    0.553 | 
     | normalizer_inst/shift_reg_1__1__4_            | D v         | DFQD1  | 0.000 |   0.247 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 84: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__7__1_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__1_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__78_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.246
  Slack Time                   -0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__78_ | CP ^         |          |       |   0.155 |    0.461 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__78_ | CP ^ -> Q v  | DFQD1    | 0.063 |   0.218 |    0.525 | 
     | normalizer_inst/U14310                        | B2 v -> ZN v | MOAI22D1 | 0.028 |   0.246 |    0.553 | 
     | normalizer_inst/shift_reg_1__7__1_            | D v          | DFQD1    | 0.000 |   0.246 |    0.553 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 85: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__6__9_/CP 
Endpoint:   normalizer_inst/shift_reg_1__6__9_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__75_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.247
  Slack Time                   -0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__75_ | CP ^        |        |       |   0.155 |    0.461 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__75_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.215 |    0.522 | 
     | normalizer_inst/U15683                        | A2 v -> Z v | AO22D0 | 0.032 |   0.247 |    0.553 | 
     | normalizer_inst/shift_reg_1__6__9_            | D v         | DFQD1  | 0.000 |   0.247 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 86: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__1__7_/CP 
Endpoint:   normalizer_inst/shift_reg_1__1__7_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__18_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.248
  Slack Time                   -0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__18_ | CP ^        |        |       |   0.155 |    0.460 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__18_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.216 |    0.522 | 
     | normalizer_inst/U15564                        | A2 v -> Z v | AO22D0 | 0.032 |   0.248 |    0.554 | 
     | normalizer_inst/shift_reg_1__1__7_            | D v         | DFQD1  | 0.000 |   0.248 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 87: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__2__7_/CP 
Endpoint:   normalizer_inst/shift_reg_1__2__7_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__29_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.248
  Slack Time                   -0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__29_ | CP ^        |        |       |   0.154 |    0.460 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__29_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.519 | 
     | normalizer_inst/U15567                        | A2 v -> Z v | AO22D0 | 0.034 |   0.248 |    0.554 | 
     | normalizer_inst/shift_reg_1__2__7_            | D v         | DFQD1  | 0.000 |   0.248 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 88: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__4__3_/CP 
Endpoint:   normalizer_inst/shift_reg_1__4__3_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__47_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.247
  Slack Time                   -0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__47_ | CP ^        |        |       |   0.154 |    0.459 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__47_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.215 |    0.520 | 
     | normalizer_inst/U15666                        | A2 v -> Z v | AO22D0 | 0.033 |   0.247 |    0.553 | 
     | normalizer_inst/shift_reg_1__4__3_            | D v         | DFQD1  | 0.000 |   0.247 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 89: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__2__3_/CP 
Endpoint:   normalizer_inst/shift_reg_1__2__3_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__25_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.248
  Slack Time                   -0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__25_ | CP ^        |        |       |   0.153 |    0.458 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__25_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.215 |    0.520 | 
     | normalizer_inst/U15550                        | A2 v -> Z v | AO22D0 | 0.034 |   0.248 |    0.553 | 
     | normalizer_inst/shift_reg_1__2__3_            | D v         | DFQD1  | 0.000 |   0.248 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 90: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__3__2_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__2_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__35_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.249
  Slack Time                   -0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__35_ | CP ^        |        |       |   0.154 |    0.459 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__35_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.519 | 
     | normalizer_inst/U15658                        | A2 v -> Z v | AO22D0 | 0.035 |   0.249 |    0.553 | 
     | normalizer_inst/shift_reg_1__3__2_            | D v         | DFQD1  | 0.000 |   0.249 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 91: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__3__7_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__7_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__40_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.249
  Slack Time                   -0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__40_ | CP ^        |        |       |   0.154 |    0.459 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__40_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.216 |    0.520 | 
     | normalizer_inst/U15563                        | A2 v -> Z v | AO22D0 | 0.033 |   0.249 |    0.554 | 
     | normalizer_inst/shift_reg_1__3__7_            | D v         | DFQD1  | 0.000 |   0.249 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 92: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__6__4_/CP 
Endpoint:   normalizer_inst/shift_reg_1__6__4_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__70_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.552
  Arrival Time                  0.248
  Slack Time                   -0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__70_ | CP ^        |        |       |   0.155 |    0.459 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__70_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.216 |    0.520 | 
     | normalizer_inst/U15553                        | A2 v -> Z v | AO22D0 | 0.032 |   0.248 |    0.552 | 
     | normalizer_inst/shift_reg_1__6__4_            | D v         | DFQD1  | 0.000 |   0.248 |    0.552 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 93: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__7__2_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__2_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__79_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.249
  Slack Time                   -0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__79_ | CP ^        |        |       |   0.154 |    0.458 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__79_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.215 |    0.519 | 
     | normalizer_inst/U15507                        | B2 v -> Z v | AO22D0 | 0.034 |   0.249 |    0.553 | 
     | normalizer_inst/shift_reg_1__7__2_            | D v         | DFQD1  | 0.000 |   0.249 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 94: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__5__2_/CP 
Endpoint:   normalizer_inst/shift_reg_1__5__2_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__57_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.250
  Slack Time                   -0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__57_ | CP ^        |        |       |   0.154 |    0.458 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__57_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.215 |    0.519 | 
     | normalizer_inst/U15673                        | A2 v -> Z v | AO22D0 | 0.034 |   0.250 |    0.553 | 
     | normalizer_inst/shift_reg_1__5__2_            | D v         | DFQD1  | 0.000 |   0.250 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 95: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__6__2_/CP 
Endpoint:   normalizer_inst/shift_reg_1__6__2_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__68_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.249
  Slack Time                   -0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__68_ | CP ^        |        |       |   0.154 |    0.457 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__68_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.216 |    0.519 | 
     | normalizer_inst/U15551                        | A2 v -> Z v | AO22D0 | 0.033 |   0.249 |    0.553 | 
     | normalizer_inst/shift_reg_1__6__2_            | D v         | DFQD1  | 0.000 |   0.249 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 96: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__1__5_/CP 
Endpoint:   normalizer_inst/shift_reg_1__1__5_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__16_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.250
  Slack Time                   -0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__16_ | CP ^        |        |       |   0.154 |    0.457 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__16_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.517 | 
     | normalizer_inst/U15565                        | A2 v -> Z v | AO22D0 | 0.036 |   0.250 |    0.553 | 
     | normalizer_inst/shift_reg_1__1__5_            | D v         | DFQD1  | 0.000 |   0.250 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 97: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__6__7_/CP 
Endpoint:   normalizer_inst/shift_reg_1__6__7_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__73_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.251
  Slack Time                   -0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__73_ | CP ^        |        |       |   0.155 |    0.457 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__73_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.217 |    0.519 | 
     | normalizer_inst/U15682                        | A2 v -> Z v | AO22D0 | 0.034 |   0.251 |    0.554 | 
     | normalizer_inst/shift_reg_1__6__7_            | D v         | DFQD1  | 0.000 |   0.251 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 98: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__5__5_/CP 
Endpoint:   normalizer_inst/shift_reg_1__5__5_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__60_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.252
  Slack Time                   -0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__60_ | CP ^        |        |       |   0.155 |    0.456 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__60_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.216 |    0.518 | 
     | normalizer_inst/U15675                        | A2 v -> Z v | AO22D0 | 0.036 |   0.252 |    0.553 | 
     | normalizer_inst/shift_reg_1__5__5_            | D v         | DFQD1  | 0.000 |   0.252 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 99: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__7__5_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__5_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__82_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.252
  Slack Time                   -0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__82_ | CP ^         |          |       |   0.155 |    0.456 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__82_ | CP ^ -> Q v  | DFQD1    | 0.065 |   0.220 |    0.521 | 
     | normalizer_inst/U13140                        | B1 v -> ZN v | MOAI22D0 | 0.032 |   0.252 |    0.553 | 
     | normalizer_inst/shift_reg_1__7__5_            | D v          | DFQD1    | 0.000 |   0.252 |    0.553 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 100: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__4__5_/CP 
Endpoint:   normalizer_inst/shift_reg_1__4__5_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__49_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.252
  Slack Time                   -0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__49_ | CP ^        |        |       |   0.155 |    0.455 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__49_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.216 |    0.517 | 
     | normalizer_inst/U15566                        | A2 v -> Z v | AO22D0 | 0.036 |   0.252 |    0.553 | 
     | normalizer_inst/shift_reg_1__4__5_            | D v         | DFQD1  | 0.000 |   0.252 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 101: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__7__9_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__9_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__86_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.254
  Slack Time                   -0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__86_ | CP ^         |          |       |   0.155 |    0.453 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__86_ | CP ^ -> Q v  | DFQD1    | 0.066 |   0.221 |    0.519 | 
     | normalizer_inst/U13138                        | B1 v -> ZN v | MOAI22D0 | 0.034 |   0.254 |    0.553 | 
     | normalizer_inst/shift_reg_1__7__9_            | D v          | DFQD1    | 0.000 |   0.254 |    0.553 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 102: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__7__7_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__7_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__84_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.255
  Slack Time                   -0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__84_ | CP ^         |          |       |   0.155 |    0.452 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__84_ | CP ^ -> Q v  | DFQD1    | 0.065 |   0.220 |    0.517 | 
     | normalizer_inst/U13139                        | B1 v -> ZN v | MOAI22D0 | 0.035 |   0.255 |    0.553 | 
     | normalizer_inst/shift_reg_1__7__7_            | D v          | DFQD1    | 0.000 |   0.255 |    0.553 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 103: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__0__5_/CP 
Endpoint:   normalizer_inst/shift_reg_1__0__5_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__5_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.552
  Arrival Time                  0.255
  Slack Time                   -0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                              |             |        |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__5_ | CP ^        |        |       |   0.155 |    0.452 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__5_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.215 |    0.512 | 
     | normalizer_inst/U15609                       | A2 v -> Z v | AO22D0 | 0.040 |   0.255 |    0.552 | 
     | normalizer_inst/shift_reg_1__0__5_           | D v         | DFD1   | 0.000 |   0.255 |    0.552 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 104: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__0__0_/CP 
Endpoint:   normalizer_inst/shift_reg_1__0__0_/D           (^) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__0_/Q (^) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.542
  Arrival Time                  0.246
  Slack Time                   -0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                              |              |         |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__0_ | CP ^         |         |       |   0.154 |    0.450 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__0_ | CP ^ -> Q ^  | DFQD1   | 0.056 |   0.211 |    0.506 | 
     | normalizer_inst/U13142                       | A2 ^ -> ZN v | CKND2D1 | 0.011 |   0.222 |    0.518 | 
     | normalizer_inst/U15633                       | A1 v -> ZN ^ | ND2D1   | 0.024 |   0.246 |    0.542 | 
     | normalizer_inst/shift_reg_1__0__0_           | D ^          | DFQD4   | 0.000 |   0.246 |    0.542 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 105: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__7__4_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__4_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__81_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.552
  Arrival Time                  0.257
  Slack Time                   -0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__81_ | CP ^         |          |       |   0.155 |    0.450 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__81_ | CP ^ -> Q v  | DFQD1    | 0.065 |   0.220 |    0.516 | 
     | normalizer_inst/U14309                        | B2 v -> ZN v | MOAI22D0 | 0.037 |   0.257 |    0.552 | 
     | normalizer_inst/shift_reg_1__7__4_            | D v          | DFQD1    | 0.000 |   0.257 |    0.552 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 106: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__0__3_/CP 
Endpoint:   normalizer_inst/shift_reg_1__0__3_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__3_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.551
  Arrival Time                  0.258
  Slack Time                   -0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                              |             |        |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__3_ | CP ^        |        |       |   0.153 |    0.446 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__3_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.214 |    0.508 | 
     | normalizer_inst/U15583                       | A2 v -> Z v | AO22D0 | 0.043 |   0.258 |    0.551 | 
     | normalizer_inst/shift_reg_1__0__3_           | D v         | DFQD2  | 0.000 |   0.258 |    0.551 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 107: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__7__3_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__3_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__80_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.552
  Arrival Time                  0.261
  Slack Time                   -0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__80_ | CP ^        |        |       |   0.155 |    0.446 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__80_ | CP ^ -> Q v | DFQD1  | 0.064 |   0.218 |    0.510 | 
     | normalizer_inst/U15506                        | B2 v -> Z v | AO22D0 | 0.042 |   0.261 |    0.552 | 
     | normalizer_inst/shift_reg_1__7__3_            | D v         | DFQD1  | 0.000 |   0.261 |    0.552 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 108: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__0__4_/CP 
Endpoint:   normalizer_inst/shift_reg_1__0__4_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__4_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.545
  Arrival Time                  0.254
  Slack Time                   -0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                              |             |        |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__4_ | CP ^        |        |       |   0.153 |    0.444 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__4_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.213 |    0.504 | 
     | normalizer_inst/U15581                       | A2 v -> Z v | AO22D0 | 0.042 |   0.254 |    0.545 | 
     | normalizer_inst/shift_reg_1__0__4_           | D v         | DFQD4  | 0.000 |   0.254 |    0.545 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 109: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__0__2_/CP 
Endpoint:   normalizer_inst/shift_reg_1__0__2_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__2_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.545
  Arrival Time                  0.256
  Slack Time                   -0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                              |             |        |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__2_ | CP ^        |        |       |   0.153 |    0.442 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__2_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.215 |    0.504 | 
     | normalizer_inst/U15577                       | A2 v -> Z v | AO22D0 | 0.041 |   0.256 |    0.545 | 
     | normalizer_inst/shift_reg_1__0__2_           | D v         | DFQD4  | 0.000 |   0.256 |    0.545 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 110: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__7__10_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__10_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__87_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.552
  Arrival Time                  0.263
  Slack Time                   -0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__87_ | CP ^         |          |       |   0.155 |    0.444 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__87_ | CP ^ -> Q v  | DFQD1    | 0.068 |   0.223 |    0.512 | 
     | normalizer_inst/U3                            | B2 v -> ZN v | MOAI22D0 | 0.040 |   0.263 |    0.552 | 
     | normalizer_inst/shift_reg_1__7__10_           | D v          | DFQD1    | 0.000 |   0.263 |    0.552 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 111: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__7__0_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__0_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__77_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.552
  Arrival Time                  0.263
  Slack Time                   -0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__77_ | CP ^        |        |       |   0.155 |    0.444 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__77_ | CP ^ -> Q v | DFQD1  | 0.064 |   0.219 |    0.508 | 
     | normalizer_inst/U15504                        | B2 v -> Z v | AO22D0 | 0.044 |   0.263 |    0.552 | 
     | normalizer_inst/shift_reg_1__7__0_            | D v         | DFQD1  | 0.000 |   0.263 |    0.552 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 112: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__0__1_/CP 
Endpoint:   normalizer_inst/shift_reg_1__0__1_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__1_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.544
  Arrival Time                  0.260
  Slack Time                   -0.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                              |             |        |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__1_ | CP ^        |        |       |   0.154 |    0.438 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__1_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.214 |    0.498 | 
     | normalizer_inst/U15601                       | A2 v -> Z v | AO22D0 | 0.046 |   0.260 |    0.544 | 
     | normalizer_inst/shift_reg_1__0__1_           | D v         | DFQD4  | 0.000 |   0.260 |    0.544 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 113: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__3__9_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__9_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__42_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.303
  Slack Time                   -0.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__42_ | CP ^        |        |       |   0.155 |    0.405 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__42_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.225 |    0.476 | 
     | normalizer_inst/FE_PHC5357_psum_2_sync_42     | I v -> Z v  | CKBD0  | 0.040 |   0.264 |    0.515 | 
     | normalizer_inst/U15663                        | A2 v -> Z v | AO22D0 | 0.039 |   0.303 |    0.554 | 
     | normalizer_inst/shift_reg_1__3__9_            | D v         | DFQD1  | 0.000 |   0.303 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 114: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_15_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.302
  Slack Time                   -0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_15_ | CP ^        |        |       |   0.202 |    0.449 | 
     | core1_inst/psum_mem_instance/Q_reg_15_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.270 |    0.517 | 
     | normalizer_inst/U15650                 | A2 v -> Z v | AO22D0 | 0.032 |   0.302 |    0.549 | 
     | normalizer_inst/shift_reg_0__1__4_     | D v         | DFQD1  | 0.000 |   0.302 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 115: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__4__2_/CP 
Endpoint:   normalizer_inst/shift_reg_1__4__2_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__46_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.306
  Slack Time                   -0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                 |             |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__46_   | CP ^        |        |       |   0.154 |    0.401 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__46_   | CP ^ -> Q v | DFQD1  | 0.070 |   0.224 |    0.471 | 
     | normalizer_inst/AFIFO/FE_PHC7795_psum_2_sync_46 | I v -> Z v  | CKBD0  | 0.041 |   0.265 |    0.512 | 
     | normalizer_inst/U15549                          | A2 v -> Z v | AO22D0 | 0.041 |   0.306 |    0.553 | 
     | normalizer_inst/shift_reg_1__4__2_              | D v         | DFQD1  | 0.000 |   0.306 |    0.553 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 116: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_11_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.302
  Slack Time                   -0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_11_ | CP ^        |        |       |   0.202 |    0.449 | 
     | core1_inst/psum_mem_instance/Q_reg_11_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.270 |    0.517 | 
     | normalizer_inst/U15646                 | A2 v -> Z v | AO22D0 | 0.032 |   0.302 |    0.549 | 
     | normalizer_inst/shift_reg_0__1__0_     | D v         | DFQD1  | 0.000 |   0.302 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 117: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_16_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.304
  Slack Time                   -0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_16_ | CP ^        |        |       |   0.203 |    0.448 | 
     | core1_inst/psum_mem_instance/Q_reg_16_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.272 |    0.517 | 
     | normalizer_inst/U15651                 | A2 v -> Z v | AO22D0 | 0.032 |   0.304 |    0.549 | 
     | normalizer_inst/shift_reg_0__1__5_     | D v         | DFQD1  | 0.000 |   0.304 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 118: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__0__9_/CP 
Endpoint:   normalizer_inst/shift_reg_1__0__9_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__9_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.308
  Slack Time                   -0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                              |             |        |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__9_ | CP ^        |        |       |   0.152 |    0.398 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__9_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.221 |    0.466 | 
     | normalizer_inst/FE_PHC5355_psum_2_sync_9     | I v -> Z v  | CKBD0  | 0.041 |   0.262 |    0.507 | 
     | normalizer_inst/U15586                       | A2 v -> Z v | AO22D0 | 0.046 |   0.308 |    0.553 | 
     | normalizer_inst/shift_reg_1__0__9_           | D v         | DFD1   | 0.000 |   0.308 |    0.553 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 119: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_45_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.534
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.547
  Arrival Time                  0.302
  Slack Time                   -0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_45_ | CP ^        |        |       |   0.204 |    0.449 | 
     | core1_inst/psum_mem_instance/Q_reg_45_ | CP ^ -> Q v | DFQD1  | 0.067 |   0.271 |    0.516 | 
     | normalizer_inst/U15572                 | A2 v -> Z v | AO22D0 | 0.031 |   0.302 |    0.547 | 
     | normalizer_inst/shift_reg_0__4__1_     | D v         | DFQD1  | 0.000 |   0.302 |    0.547 | 
     +--------------------------------------------------------------------------------------------+ 
Path 120: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__3__10_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__10_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__43_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.309
  Slack Time                   -0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__43_ | CP ^        |        |       |   0.155 |    0.400 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__43_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.224 |    0.469 | 
     | normalizer_inst/FE_PHC5362_psum_2_sync_43     | I v -> Z v  | CKBD0  | 0.044 |   0.268 |    0.513 | 
     | normalizer_inst/U15570                        | A2 v -> Z v | AO22D0 | 0.041 |   0.309 |    0.554 | 
     | normalizer_inst/shift_reg_1__3__10_           | D v         | DFQD1  | 0.000 |   0.309 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 121: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__2__10_/CP 
Endpoint:   normalizer_inst/shift_reg_1__2__10_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__32_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.309
  Slack Time                   -0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__32_ | CP ^        |        |       |   0.152 |    0.397 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__32_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.225 |    0.469 | 
     | normalizer_inst/FE_PHC5358_psum_2_sync_32     | I v -> Z v  | CKBD0  | 0.046 |   0.270 |    0.515 | 
     | normalizer_inst/U15656                        | A2 v -> Z v | AO22D0 | 0.039 |   0.309 |    0.554 | 
     | normalizer_inst/shift_reg_1__2__10_           | D v         | DFQD1  | 0.000 |   0.309 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 122: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_12_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.533
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.546
  Arrival Time                  0.302
  Slack Time                   -0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_12_ | CP ^        |        |       |   0.203 |    0.447 | 
     | core1_inst/psum_mem_instance/Q_reg_12_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.271 |    0.514 | 
     | normalizer_inst/U15647                 | A2 v -> Z v | AO22D0 | 0.032 |   0.302 |    0.546 | 
     | normalizer_inst/shift_reg_0__1__1_     | D v         | DFQD1  | 0.000 |   0.302 |    0.546 | 
     +--------------------------------------------------------------------------------------------+ 
Path 123: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_17_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.305
  Slack Time                   -0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_17_ | CP ^        |        |       |   0.204 |    0.447 | 
     | core1_inst/psum_mem_instance/Q_reg_17_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.273 |    0.516 | 
     | normalizer_inst/U15652                 | A2 v -> Z v | AO22D0 | 0.033 |   0.305 |    0.549 | 
     | normalizer_inst/shift_reg_0__1__6_     | D v         | DFQD1  | 0.000 |   0.305 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 124: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_53_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.305
  Slack Time                   -0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_53_ | CP ^        |        |       |   0.205 |    0.448 | 
     | core1_inst/psum_mem_instance/Q_reg_53_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.274 |    0.517 | 
     | normalizer_inst/U15573                 | A2 v -> Z v | AO22D0 | 0.032 |   0.305 |    0.549 | 
     | normalizer_inst/shift_reg_0__4__9_     | D v         | DFQD1  | 0.000 |   0.305 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 125: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_25_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.306
  Slack Time                   -0.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_25_ | CP ^        |        |       |   0.205 |    0.448 | 
     | core1_inst/psum_mem_instance/Q_reg_25_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.274 |    0.518 | 
     | normalizer_inst/U15509                 | A2 v -> Z v | AO22D0 | 0.032 |   0.306 |    0.549 | 
     | normalizer_inst/shift_reg_0__2__3_     | D v         | DFQD1  | 0.000 |   0.306 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 126: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_31_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.550
  Arrival Time                  0.307
  Slack Time                   -0.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_31_ | CP ^        |        |       |   0.204 |    0.447 | 
     | core1_inst/psum_mem_instance/Q_reg_31_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.275 |    0.518 | 
     | normalizer_inst/U15530                 | A2 v -> Z v | AO22D0 | 0.032 |   0.307 |    0.550 | 
     | normalizer_inst/shift_reg_0__2__9_     | D v         | DFQD1  | 0.000 |   0.307 |    0.550 | 
     +--------------------------------------------------------------------------------------------+ 
Path 127: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_14_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.306
  Slack Time                   -0.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_14_ | CP ^        |        |       |   0.203 |    0.446 | 
     | core1_inst/psum_mem_instance/Q_reg_14_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.272 |    0.515 | 
     | normalizer_inst/U15649                 | A2 v -> Z v | AO22D0 | 0.034 |   0.306 |    0.549 | 
     | normalizer_inst/shift_reg_0__1__3_     | D v         | DFQD1  | 0.000 |   0.306 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 128: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_18_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.306
  Slack Time                   -0.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_18_ | CP ^        |        |       |   0.205 |    0.448 | 
     | core1_inst/psum_mem_instance/Q_reg_18_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.274 |    0.517 | 
     | normalizer_inst/U15653                 | A2 v -> Z v | AO22D0 | 0.032 |   0.306 |    0.549 | 
     | normalizer_inst/shift_reg_0__1__7_     | D v         | DFQD1  | 0.000 |   0.306 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 129: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_27_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.306
  Slack Time                   -0.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_27_ | CP ^        |        |       |   0.204 |    0.447 | 
     | core1_inst/psum_mem_instance/Q_reg_27_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.274 |    0.517 | 
     | normalizer_inst/U15518                 | A2 v -> Z v | AO22D0 | 0.032 |   0.306 |    0.549 | 
     | normalizer_inst/shift_reg_0__2__5_     | D v         | DFQD1  | 0.000 |   0.306 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 130: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_34_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.534
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.547
  Arrival Time                  0.304
  Slack Time                   -0.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_34_ | CP ^        |        |       |   0.204 |    0.447 | 
     | core1_inst/psum_mem_instance/Q_reg_34_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.272 |    0.515 | 
     | normalizer_inst/U15575                 | A2 v -> Z v | AO22D0 | 0.033 |   0.304 |    0.547 | 
     | normalizer_inst/shift_reg_0__3__1_     | D v         | DFQD1  | 0.000 |   0.304 |    0.547 | 
     +--------------------------------------------------------------------------------------------+ 
Path 131: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_38_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.307
  Slack Time                   -0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_38_ | CP ^        |        |       |   0.205 |    0.447 | 
     | core1_inst/psum_mem_instance/Q_reg_38_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.274 |    0.517 | 
     | normalizer_inst/U15594                 | A2 v -> Z v | AO22D0 | 0.032 |   0.307 |    0.549 | 
     | normalizer_inst/shift_reg_0__3__5_     | D v         | DFQD1  | 0.000 |   0.307 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 132: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_39_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.307
  Slack Time                   -0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_39_ | CP ^        |        |       |   0.205 |    0.447 | 
     | core1_inst/psum_mem_instance/Q_reg_39_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.275 |    0.517 | 
     | normalizer_inst/U15593                 | A2 v -> Z v | AO22D0 | 0.032 |   0.307 |    0.549 | 
     | normalizer_inst/shift_reg_0__3__6_     | D v         | DFQD1  | 0.000 |   0.307 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 133: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_20_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.307
  Slack Time                   -0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_20_ | CP ^        |        |       |   0.203 |    0.444 | 
     | core1_inst/psum_mem_instance/Q_reg_20_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.273 |    0.514 | 
     | normalizer_inst/U15655                 | A2 v -> Z v | AO22D0 | 0.035 |   0.307 |    0.549 | 
     | normalizer_inst/shift_reg_0__1__9_     | D v         | DFQD1  | 0.000 |   0.307 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 134: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_36_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.307
  Slack Time                   -0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_36_ | CP ^        |        |       |   0.204 |    0.445 | 
     | core1_inst/psum_mem_instance/Q_reg_36_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.274 |    0.516 | 
     | normalizer_inst/U15513                 | A2 v -> Z v | AO22D0 | 0.033 |   0.307 |    0.549 | 
     | normalizer_inst/shift_reg_0__3__3_     | D v         | DFQD1  | 0.000 |   0.307 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 135: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_19_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.307
  Slack Time                   -0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_19_ | CP ^        |        |       |   0.203 |    0.444 | 
     | core1_inst/psum_mem_instance/Q_reg_19_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.271 |    0.513 | 
     | normalizer_inst/U15654                 | A2 v -> Z v | AO22D0 | 0.036 |   0.307 |    0.549 | 
     | normalizer_inst/shift_reg_0__1__8_     | D v         | DFQD1  | 0.000 |   0.307 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 136: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_13_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.533
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.546
  Arrival Time                  0.305
  Slack Time                   -0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_13_ | CP ^        |        |       |   0.203 |    0.444 | 
     | core1_inst/psum_mem_instance/Q_reg_13_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.271 |    0.512 | 
     | normalizer_inst/U15648                 | A2 v -> Z v | AO22D0 | 0.034 |   0.305 |    0.546 | 
     | normalizer_inst/shift_reg_0__1__2_     | D v         | DFQD1  | 0.000 |   0.305 |    0.546 | 
     +--------------------------------------------------------------------------------------------+ 
Path 137: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_30_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.308
  Slack Time                   -0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_30_ | CP ^        |        |       |   0.204 |    0.445 | 
     | core1_inst/psum_mem_instance/Q_reg_30_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.274 |    0.515 | 
     | normalizer_inst/U15536                 | A2 v -> Z v | AO22D0 | 0.033 |   0.308 |    0.549 | 
     | normalizer_inst/shift_reg_0__2__8_     | D v         | DFQD1  | 0.000 |   0.308 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 138: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_41_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.308
  Slack Time                   -0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_41_ | CP ^        |        |       |   0.205 |    0.446 | 
     | core1_inst/psum_mem_instance/Q_reg_41_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.273 |    0.514 | 
     | normalizer_inst/U15600                 | A2 v -> Z v | AO22D0 | 0.035 |   0.308 |    0.549 | 
     | normalizer_inst/shift_reg_0__3__8_     | D v         | DFQD1  | 0.000 |   0.308 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 139: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_28_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.308
  Slack Time                   -0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_28_ | CP ^        |        |       |   0.205 |    0.445 | 
     | core1_inst/psum_mem_instance/Q_reg_28_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.275 |    0.516 | 
     | normalizer_inst/U15589                 | A2 v -> Z v | AO22D0 | 0.033 |   0.308 |    0.549 | 
     | normalizer_inst/shift_reg_0__2__6_     | D v         | DFQD1  | 0.000 |   0.308 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 140: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_24_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.533
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.546
  Arrival Time                  0.306
  Slack Time                   -0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_24_ | CP ^        |        |       |   0.204 |    0.445 | 
     | core1_inst/psum_mem_instance/Q_reg_24_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.273 |    0.514 | 
     | normalizer_inst/U15523                 | A2 v -> Z v | AO22D0 | 0.032 |   0.306 |    0.546 | 
     | normalizer_inst/shift_reg_0__2__2_     | D v         | DFQD1  | 0.000 |   0.306 |    0.546 | 
     +--------------------------------------------------------------------------------------------+ 
Path 141: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_22_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.534
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.547
  Arrival Time                  0.307
  Slack Time                   -0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_22_ | CP ^        |        |       |   0.205 |    0.445 | 
     | core1_inst/psum_mem_instance/Q_reg_22_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.275 |    0.515 | 
     | normalizer_inst/U15524                 | A2 v -> Z v | AO22D0 | 0.032 |   0.307 |    0.547 | 
     | normalizer_inst/shift_reg_0__2__0_     | D v         | DFQD1  | 0.000 |   0.307 |    0.547 | 
     +--------------------------------------------------------------------------------------------+ 
Path 142: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_32_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.308
  Slack Time                   -0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_32_ | CP ^        |        |       |   0.204 |    0.444 | 
     | core1_inst/psum_mem_instance/Q_reg_32_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.273 |    0.513 | 
     | normalizer_inst/U15534                 | A2 v -> Z v | AO22D0 | 0.036 |   0.308 |    0.549 | 
     | normalizer_inst/shift_reg_0__2__10_    | D v         | DFQD1  | 0.000 |   0.308 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 143: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_44_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.534
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.547
  Arrival Time                  0.307
  Slack Time                   -0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_44_ | CP ^        |        |       |   0.205 |    0.445 | 
     | core1_inst/psum_mem_instance/Q_reg_44_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.274 |    0.515 | 
     | normalizer_inst/U15517                 | A2 v -> Z v | AO22D0 | 0.033 |   0.307 |    0.547 | 
     | normalizer_inst/shift_reg_0__4__0_     | D v         | DFQD1  | 0.000 |   0.307 |    0.547 | 
     +--------------------------------------------------------------------------------------------+ 
Path 144: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_35_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.534
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.547
  Arrival Time                  0.307
  Slack Time                   -0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_35_ | CP ^        |        |       |   0.204 |    0.445 | 
     | core1_inst/psum_mem_instance/Q_reg_35_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.274 |    0.514 | 
     | normalizer_inst/U15597                 | A2 v -> Z v | AO22D0 | 0.033 |   0.307 |    0.547 | 
     | normalizer_inst/shift_reg_0__3__2_     | D v         | DFQD1  | 0.000 |   0.307 |    0.547 | 
     +--------------------------------------------------------------------------------------------+ 
Path 145: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__6__8_/CP 
Endpoint:   normalizer_inst/shift_reg_1__6__8_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__74_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.314
  Slack Time                   -0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__74_ | CP ^        |        |       |   0.155 |    0.395 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__74_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.227 |    0.467 | 
     | normalizer_inst/FE_PHC5370_psum_2_sync_74     | I v -> Z v  | CKBD0  | 0.047 |   0.274 |    0.514 | 
     | normalizer_inst/U15560                        | A2 v -> Z v | AO22D0 | 0.040 |   0.314 |    0.554 | 
     | normalizer_inst/shift_reg_1__6__8_            | D v         | DFQD1  | 0.000 |   0.314 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 146: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_37_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.534
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.547
  Arrival Time                  0.307
  Slack Time                   -0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_37_ | CP ^        |        |       |   0.204 |    0.444 | 
     | core1_inst/psum_mem_instance/Q_reg_37_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.274 |    0.514 | 
     | normalizer_inst/U15516                 | A2 v -> Z v | AO22D0 | 0.033 |   0.307 |    0.547 | 
     | normalizer_inst/shift_reg_0__3__4_     | D v         | DFQD1  | 0.000 |   0.307 |    0.547 | 
     +--------------------------------------------------------------------------------------------+ 
Path 147: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_51_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.310
  Slack Time                   -0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_51_ | CP ^        |        |       |   0.205 |    0.444 | 
     | core1_inst/psum_mem_instance/Q_reg_51_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.276 |    0.516 | 
     | normalizer_inst/U15606                 | A2 v -> Z v | AO22D0 | 0.033 |   0.310 |    0.549 | 
     | normalizer_inst/shift_reg_0__4__7_     | D v         | DFQD1  | 0.000 |   0.310 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 148: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_54_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.310
  Slack Time                   -0.239
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_54_ | CP ^        |        |       |   0.204 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_54_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.276 |    0.515 | 
     | normalizer_inst/U15587                 | A2 v -> Z v | AO22D0 | 0.034 |   0.310 |    0.549 | 
     | normalizer_inst/shift_reg_0__4__10_    | D v         | DFQD1  | 0.000 |   0.310 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 149: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_58_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.535
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.310
  Slack Time                   -0.239
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_58_ | CP ^        |        |       |   0.205 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_58_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.275 |    0.513 | 
     | normalizer_inst/U15591                 | A2 v -> Z v | AO22D0 | 0.035 |   0.310 |    0.548 | 
     | normalizer_inst/shift_reg_0__5__3_     | D v         | DFQD1  | 0.000 |   0.310 |    0.548 | 
     +--------------------------------------------------------------------------------------------+ 
Path 150: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_40_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.310
  Slack Time                   -0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_40_ | CP ^        |        |       |   0.204 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_40_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.276 |    0.514 | 
     | normalizer_inst/U15576                 | A2 v -> Z v | AO22D0 | 0.035 |   0.310 |    0.549 | 
     | normalizer_inst/shift_reg_0__3__7_     | D v         | DFQD1  | 0.000 |   0.310 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 151: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_52_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.310
  Slack Time                   -0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_52_ | CP ^        |        |       |   0.205 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_52_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.275 |    0.513 | 
     | normalizer_inst/U15584                 | A2 v -> Z v | AO22D0 | 0.036 |   0.310 |    0.548 | 
     | normalizer_inst/shift_reg_0__4__8_     | D v         | DFQD1  | 0.000 |   0.310 |    0.548 | 
     +--------------------------------------------------------------------------------------------+ 
Path 152: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_47_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.535
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.310
  Slack Time                   -0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_47_ | CP ^        |        |       |   0.204 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_47_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.277 |    0.515 | 
     | normalizer_inst/U15510                 | A2 v -> Z v | AO22D0 | 0.033 |   0.310 |    0.549 | 
     | normalizer_inst/shift_reg_0__4__3_     | D v         | DFQD1  | 0.000 |   0.310 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 153: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_55_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.535
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.309
  Slack Time                   -0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_55_ | CP ^        |        |       |   0.205 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_55_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.275 |    0.513 | 
     | normalizer_inst/U15578                 | A2 v -> Z v | AO22D0 | 0.034 |   0.309 |    0.548 | 
     | normalizer_inst/shift_reg_0__5__0_     | D v         | DFQD1  | 0.000 |   0.309 |    0.548 | 
     +--------------------------------------------------------------------------------------------+ 
Path 154: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_43_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.310
  Slack Time                   -0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_43_ | CP ^        |        |       |   0.205 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_43_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.274 |    0.512 | 
     | normalizer_inst/U15531                 | A2 v -> Z v | AO22D0 | 0.036 |   0.310 |    0.549 | 
     | normalizer_inst/shift_reg_0__3__10_    | D v         | DFQD1  | 0.000 |   0.310 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 155: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_29_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.311
  Slack Time                   -0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_29_ | CP ^        |        |       |   0.205 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_29_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.276 |    0.514 | 
     | normalizer_inst/U15528                 | A2 v -> Z v | AO22D0 | 0.035 |   0.311 |    0.549 | 
     | normalizer_inst/shift_reg_0__2__7_     | D v         | DFQD1  | 0.000 |   0.311 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 156: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_46_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.534
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.547
  Arrival Time                  0.309
  Slack Time                   -0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_46_ | CP ^        |        |       |   0.205 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_46_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.275 |    0.513 | 
     | normalizer_inst/U15599                 | A2 v -> Z v | AO22D0 | 0.035 |   0.309 |    0.547 | 
     | normalizer_inst/shift_reg_0__4__2_     | D v         | DFQD1  | 0.000 |   0.309 |    0.547 | 
     +--------------------------------------------------------------------------------------------+ 
Path 157: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__4__6_/CP 
Endpoint:   normalizer_inst/shift_reg_1__4__6_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__50_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.316
  Slack Time                   -0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__50_ | CP ^        |        |       |   0.152 |    0.390 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__50_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.224 |    0.462 | 
     | normalizer_inst/FE_PHC5360_psum_2_sync_50     | I v -> Z v  | CKBD0  | 0.049 |   0.273 |    0.511 | 
     | normalizer_inst/U15668                        | A2 v -> Z v | AO22D0 | 0.043 |   0.316 |    0.553 | 
     | normalizer_inst/shift_reg_1__4__6_            | D v         | DFQD1  | 0.000 |   0.316 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 158: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_23_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.533
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.546
  Arrival Time                  0.309
  Slack Time                   -0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_23_ | CP ^        |        |       |   0.204 |    0.441 | 
     | core1_inst/psum_mem_instance/Q_reg_23_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.275 |    0.513 | 
     | normalizer_inst/U15515                 | A2 v -> Z v | AO22D0 | 0.033 |   0.309 |    0.546 | 
     | normalizer_inst/shift_reg_0__2__1_     | D v         | DFQD1  | 0.000 |   0.309 |    0.546 | 
     +--------------------------------------------------------------------------------------------+ 
Path 159: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_21_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.312
  Slack Time                   -0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_21_ | CP ^        |        |       |   0.204 |    0.441 | 
     | core1_inst/psum_mem_instance/Q_reg_21_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.275 |    0.512 | 
     | normalizer_inst/U15526                 | A2 v -> Z v | AO22D0 | 0.037 |   0.312 |    0.549 | 
     | normalizer_inst/shift_reg_0__1__10_    | D v         | DFQD1  | 0.000 |   0.312 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 160: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_61_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.550
  Arrival Time                  0.312
  Slack Time                   -0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_61_ | CP ^        |        |       |   0.206 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_61_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.279 |    0.516 | 
     | normalizer_inst/U15520                 | A2 v -> Z v | AO22D0 | 0.033 |   0.312 |    0.550 | 
     | normalizer_inst/shift_reg_0__5__6_     | D v         | DFQD1  | 0.000 |   0.312 |    0.550 | 
     +--------------------------------------------------------------------------------------------+ 
Path 161: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_60_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.312
  Slack Time                   -0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_60_ | CP ^        |        |       |   0.206 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_60_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.278 |    0.515 | 
     | normalizer_inst/U15588                 | A2 v -> Z v | AO22D0 | 0.034 |   0.312 |    0.549 | 
     | normalizer_inst/shift_reg_0__5__5_     | D v         | DFQD1  | 0.000 |   0.312 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 162: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_50_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.312
  Slack Time                   -0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_50_ | CP ^        |        |       |   0.205 |    0.442 | 
     | core1_inst/psum_mem_instance/Q_reg_50_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.277 |    0.514 | 
     | normalizer_inst/U15527                 | A2 v -> Z v | AO22D0 | 0.035 |   0.312 |    0.549 | 
     | normalizer_inst/shift_reg_0__4__6_     | D v         | DFQD1  | 0.000 |   0.312 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 163: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_70_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.550
  Arrival Time                  0.313
  Slack Time                   -0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_70_ | CP ^        |        |       |   0.206 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_70_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.279 |    0.516 | 
     | normalizer_inst/U15514                 | A2 v -> Z v | AO22D0 | 0.034 |   0.313 |    0.550 | 
     | normalizer_inst/shift_reg_0__6__4_     | D v         | DFQD1  | 0.000 |   0.313 |    0.550 | 
     +--------------------------------------------------------------------------------------------+ 
Path 164: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_71_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.550
  Arrival Time                  0.313
  Slack Time                   -0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_71_ | CP ^        |        |       |   0.206 |    0.443 | 
     | core1_inst/psum_mem_instance/Q_reg_71_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.280 |    0.516 | 
     | normalizer_inst/U15522                 | A2 v -> Z v | AO22D0 | 0.034 |   0.313 |    0.550 | 
     | normalizer_inst/shift_reg_0__6__5_     | D v         | DFQD1  | 0.000 |   0.313 |    0.550 | 
     +--------------------------------------------------------------------------------------------+ 
Path 165: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_48_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.535
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.312
  Slack Time                   -0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_48_ | CP ^        |        |       |   0.205 |    0.441 | 
     | core1_inst/psum_mem_instance/Q_reg_48_ | CP ^ -> Q v | DFQD1  | 0.074 |   0.279 |    0.515 | 
     | normalizer_inst/U15592                 | A2 v -> Z v | AO22D0 | 0.033 |   0.312 |    0.549 | 
     | normalizer_inst/shift_reg_0__4__4_     | D v         | DFQD1  | 0.000 |   0.312 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 166: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_49_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.313
  Slack Time                   -0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_49_ | CP ^        |        |       |   0.206 |    0.442 | 
     | core1_inst/psum_mem_instance/Q_reg_49_ | CP ^ -> Q v | DFQD1  | 0.074 |   0.280 |    0.516 | 
     | normalizer_inst/U15608                 | A2 v -> Z v | AO22D0 | 0.033 |   0.313 |    0.549 | 
     | normalizer_inst/shift_reg_0__4__5_     | D v         | DFQD1  | 0.000 |   0.313 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 167: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_69_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.313
  Slack Time                   -0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_69_ | CP ^        |        |       |   0.206 |    0.442 | 
     | core1_inst/psum_mem_instance/Q_reg_69_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.279 |    0.514 | 
     | normalizer_inst/U15508                 | A2 v -> Z v | AO22D0 | 0.034 |   0.313 |    0.549 | 
     | normalizer_inst/shift_reg_0__6__3_     | D v         | DFQD1  | 0.000 |   0.313 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 168: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_65_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.314
  Slack Time                   -0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_65_ | CP ^        |        |       |   0.206 |    0.441 | 
     | core1_inst/psum_mem_instance/Q_reg_65_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.278 |    0.513 | 
     | normalizer_inst/U15585                 | A2 v -> Z v | AO22D0 | 0.037 |   0.314 |    0.549 | 
     | normalizer_inst/shift_reg_0__5__10_    | D v         | DFQD1  | 0.000 |   0.314 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 169: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_33_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.533
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.546
  Arrival Time                  0.311
  Slack Time                   -0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_33_ | CP ^        |        |       |   0.205 |    0.439 | 
     | core1_inst/psum_mem_instance/Q_reg_33_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.275 |    0.510 | 
     | normalizer_inst/U15521                 | A2 v -> Z v | AO22D0 | 0.036 |   0.311 |    0.546 | 
     | normalizer_inst/shift_reg_0__3__0_     | D v         | DFQD1  | 0.000 |   0.311 |    0.546 | 
     +--------------------------------------------------------------------------------------------+ 
Path 170: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_68_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.535
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.314
  Slack Time                   -0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_68_ | CP ^        |        |       |   0.206 |    0.441 | 
     | core1_inst/psum_mem_instance/Q_reg_68_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.278 |    0.512 | 
     | normalizer_inst/U15580                 | A2 v -> Z v | AO22D0 | 0.036 |   0.314 |    0.548 | 
     | normalizer_inst/shift_reg_0__6__2_     | D v         | DFQD1  | 0.000 |   0.314 |    0.548 | 
     +--------------------------------------------------------------------------------------------+ 
Path 171: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_57_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.535
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.314
  Slack Time                   -0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_57_ | CP ^        |        |       |   0.206 |    0.440 | 
     | core1_inst/psum_mem_instance/Q_reg_57_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.280 |    0.513 | 
     | normalizer_inst/U15598                 | A2 v -> Z v | AO22D0 | 0.034 |   0.314 |    0.548 | 
     | normalizer_inst/shift_reg_0__5__2_     | D v         | DFQD1  | 0.000 |   0.314 |    0.548 | 
     +--------------------------------------------------------------------------------------------+ 
Path 172: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__0_/D    (^) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_0_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.538
  Arrival Time                  0.305
  Slack Time                   -0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_0_ | CP ^         |         |       |   0.203 |    0.435 | 
     | core1_inst/psum_mem_instance/Q_reg_0_ | CP ^ -> Q ^  | DFQD1   | 0.064 |   0.267 |    0.500 | 
     | normalizer_inst/U13146                | A2 ^ -> ZN v | CKND2D1 | 0.017 |   0.284 |    0.516 | 
     | normalizer_inst/U15631                | A1 v -> ZN ^ | ND2D1   | 0.021 |   0.305 |    0.538 | 
     | normalizer_inst/shift_reg_0__0__0_    | D ^          | DFQD4   | 0.000 |   0.305 |    0.538 | 
     +---------------------------------------------------------------------------------------------+ 
Path 173: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_67_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.316
  Slack Time                   -0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_67_ | CP ^        |        |       |   0.206 |    0.438 | 
     | core1_inst/psum_mem_instance/Q_reg_67_ | CP ^ -> Q v | DFQD1  | 0.074 |   0.280 |    0.512 | 
     | normalizer_inst/U15511                 | A2 v -> Z v | AO22D0 | 0.036 |   0.316 |    0.548 | 
     | normalizer_inst/shift_reg_0__6__1_     | D v         | DFQD1  | 0.000 |   0.316 |    0.548 | 
     +--------------------------------------------------------------------------------------------+ 
Path 174: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_77_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.318
  Slack Time                   -0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_77_ | CP ^        |        |       |   0.206 |    0.437 | 
     | core1_inst/psum_mem_instance/Q_reg_77_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.278 |    0.509 | 
     | normalizer_inst/U15613                 | B2 v -> Z v | AO22D0 | 0.040 |   0.318 |    0.549 | 
     | normalizer_inst/shift_reg_0__7__0_     | D v         | DFQD1  | 0.000 |   0.318 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 175: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_72_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.318
  Slack Time                   -0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_72_ | CP ^        |        |       |   0.206 |    0.437 | 
     | core1_inst/psum_mem_instance/Q_reg_72_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.279 |    0.510 | 
     | normalizer_inst/U15519                 | A2 v -> Z v | AO22D0 | 0.039 |   0.318 |    0.549 | 
     | normalizer_inst/shift_reg_0__6__6_     | D v         | DFQD1  | 0.000 |   0.318 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 176: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_56_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.535
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.317
  Slack Time                   -0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_56_ | CP ^        |        |       |   0.206 |    0.437 | 
     | core1_inst/psum_mem_instance/Q_reg_56_ | CP ^ -> Q v | DFQD1  | 0.076 |   0.282 |    0.513 | 
     | normalizer_inst/U15571                 | A2 v -> Z v | AO22D0 | 0.035 |   0.317 |    0.548 | 
     | normalizer_inst/shift_reg_0__5__1_     | D v         | DFQD1  | 0.000 |   0.317 |    0.548 | 
     +--------------------------------------------------------------------------------------------+ 
Path 177: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.543
  Arrival Time                  0.313
  Slack Time                   -0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_10_ | CP ^        |        |       |   0.202 |    0.431 | 
     | core1_inst/psum_mem_instance/Q_reg_10_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.275 |    0.504 | 
     | normalizer_inst/U15645                 | A2 v -> Z v | AO22D0 | 0.038 |   0.313 |    0.543 | 
     | normalizer_inst/shift_reg_0__0__10_    | D v         | DFQD4  | 0.000 |   0.313 |    0.543 | 
     +--------------------------------------------------------------------------------------------+ 
Path 178: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__6_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.547
  Arrival Time                  0.319
  Slack Time                   -0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_6_ | CP ^        |        |       |   0.202 |    0.431 | 
     | core1_inst/psum_mem_instance/Q_reg_6_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.272 |    0.501 | 
     | normalizer_inst/U15641                | A2 v -> Z v | AO22D0 | 0.046 |   0.319 |    0.547 | 
     | normalizer_inst/shift_reg_0__0__6_    | D v         | DFQD1  | 0.000 |   0.319 |    0.547 | 
     +-------------------------------------------------------------------------------------------+ 
Path 179: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__0__6_/CP 
Endpoint:   normalizer_inst/shift_reg_1__0__6_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__6_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.324
  Slack Time                   -0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                              |             |        |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__6_ | CP ^        |        |       |   0.152 |    0.380 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__6_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.225 |    0.454 | 
     | normalizer_inst/FE_PHC5361_psum_2_sync_6     | I v -> Z v  | CKBD0  | 0.048 |   0.274 |    0.502 | 
     | normalizer_inst/U15602                       | A2 v -> Z v | AO22D0 | 0.051 |   0.324 |    0.553 | 
     | normalizer_inst/shift_reg_1__0__6_           | D v         | DFQD1  | 0.000 |   0.324 |    0.553 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 180: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__8_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.321
  Slack Time                   -0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_8_ | CP ^        |        |       |   0.202 |    0.430 | 
     | core1_inst/psum_mem_instance/Q_reg_8_ | CP ^ -> Q v | DFQD1  | 0.075 |   0.277 |    0.505 | 
     | normalizer_inst/U15643                | A2 v -> Z v | AO22D0 | 0.044 |   0.321 |    0.549 | 
     | normalizer_inst/shift_reg_0__0__8_    | D v         | DFQD1  | 0.000 |   0.321 |    0.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 181: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__9_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.321
  Slack Time                   -0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_9_ | CP ^        |        |       |   0.204 |    0.431 | 
     | core1_inst/psum_mem_instance/Q_reg_9_ | CP ^ -> Q v | DFQD1  | 0.074 |   0.277 |    0.505 | 
     | normalizer_inst/U15644                | A2 v -> Z v | AO22D0 | 0.044 |   0.321 |    0.549 | 
     | normalizer_inst/shift_reg_0__0__9_    | D v         | DFD1   | 0.000 |   0.321 |    0.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 182: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__4_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_4_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.320
  Slack Time                   -0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_4_ | CP ^        |        |       |   0.203 |    0.430 | 
     | core1_inst/psum_mem_instance/Q_reg_4_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.272 |    0.500 | 
     | normalizer_inst/U15639                | A2 v -> Z v | AO22D0 | 0.048 |   0.320 |    0.548 | 
     | normalizer_inst/shift_reg_0__0__4_    | D v         | DFQD1  | 0.000 |   0.320 |    0.548 | 
     +-------------------------------------------------------------------------------------------+ 
Path 183: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__5_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.321
  Slack Time                   -0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_5_ | CP ^        |        |       |   0.202 |    0.429 | 
     | core1_inst/psum_mem_instance/Q_reg_5_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.274 |    0.501 | 
     | normalizer_inst/U15640                | A2 v -> Z v | AO22D0 | 0.047 |   0.321 |    0.548 | 
     | normalizer_inst/shift_reg_0__0__5_    | D v         | DFD1   | 0.000 |   0.321 |    0.548 | 
     +-------------------------------------------------------------------------------------------+ 
Path 184: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__7_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.547
  Arrival Time                  0.323
  Slack Time                   -0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_7_ | CP ^        |        |       |   0.202 |    0.426 | 
     | core1_inst/psum_mem_instance/Q_reg_7_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.273 |    0.497 | 
     | normalizer_inst/U15642                | A2 v -> Z v | AO22D0 | 0.050 |   0.323 |    0.547 | 
     | normalizer_inst/shift_reg_0__0__7_    | D v         | DFD1   | 0.000 |   0.323 |    0.547 | 
     +-------------------------------------------------------------------------------------------+ 
Path 185: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__5__7_/CP 
Endpoint:   normalizer_inst/shift_reg_1__5__7_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__62_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.331
  Slack Time                   -0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__62_ | CP ^        |        |       |   0.155 |    0.378 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__62_ | CP ^ -> Q v | DFQD1  | 0.077 |   0.232 |    0.455 | 
     | normalizer_inst/FE_PHC5369_psum_2_sync_62     | I v -> Z v  | CKBD0  | 0.057 |   0.289 |    0.512 | 
     | normalizer_inst/U15676                        | A2 v -> Z v | AO22D0 | 0.042 |   0.331 |    0.554 | 
     | normalizer_inst/shift_reg_1__5__7_            | D v         | DFQD1  | 0.000 |   0.331 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 186: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__2_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_2_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.540
  Arrival Time                  0.318
  Slack Time                   -0.222
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_2_ | CP ^        |        |       |   0.202 |    0.425 | 
     | core1_inst/psum_mem_instance/Q_reg_2_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.271 |    0.493 | 
     | normalizer_inst/U15637                | A2 v -> Z v | AO22D0 | 0.047 |   0.318 |    0.540 | 
     | normalizer_inst/shift_reg_0__0__2_    | D v         | DFQD4  | 0.000 |   0.318 |    0.540 | 
     +-------------------------------------------------------------------------------------------+ 
Path 187: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__1_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_1_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.540
  Arrival Time                  0.320
  Slack Time                   -0.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_1_ | CP ^        |        |       |   0.203 |    0.423 | 
     | core1_inst/psum_mem_instance/Q_reg_1_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.271 |    0.491 | 
     | normalizer_inst/U15559                | A2 v -> Z v | AO22D0 | 0.049 |   0.320 |    0.540 | 
     | normalizer_inst/shift_reg_0__0__1_    | D v         | DFQD4  | 0.000 |   0.320 |    0.540 | 
     +-------------------------------------------------------------------------------------------+ 
Path 188: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__1__10_/CP 
Endpoint:   normalizer_inst/shift_reg_1__1__10_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__21_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.336
  Slack Time                   -0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                 |             |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__21_   | CP ^        |        |       |   0.152 |    0.370 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__21_   | CP ^ -> Q v | DFQD1  | 0.069 |   0.221 |    0.438 | 
     | normalizer_inst/AFIFO/FE_PHC7793_psum_2_sync_21 | I v -> Z v  | CKBD0  | 0.037 |   0.258 |    0.476 | 
     | normalizer_inst/FE_PHC5356_psum_2_sync_21       | I v -> Z v  | CKBD0  | 0.042 |   0.300 |    0.518 | 
     | normalizer_inst/U15546                          | A2 v -> Z v | AO22D0 | 0.036 |   0.336 |    0.554 | 
     | normalizer_inst/shift_reg_1__1__10_             | D v         | DFQD1  | 0.000 |   0.336 |    0.554 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 189: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__3_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.546
  Arrival Time                  0.332
  Slack Time                   -0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_3_ | CP ^        |        |       |   0.202 |    0.416 | 
     | core1_inst/psum_mem_instance/Q_reg_3_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.272 |    0.486 | 
     | normalizer_inst/U15638                | A2 v -> Z v | AO22D0 | 0.060 |   0.332 |    0.546 | 
     | normalizer_inst/shift_reg_0__0__3_    | D v         | DFQD2  | 0.000 |   0.332 |    0.546 | 
     +-------------------------------------------------------------------------------------------+ 
Path 190: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__4__8_/CP 
Endpoint:   normalizer_inst/shift_reg_1__4__8_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__52_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.342
  Slack Time                   -0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__52_ | CP ^        |        |       |   0.155 |    0.366 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__52_ | CP ^ -> Q v | DFQD1  | 0.078 |   0.233 |    0.444 | 
     | normalizer_inst/FE_PHC5368_psum_2_sync_52     | I v -> Z v  | CKBD0  | 0.063 |   0.295 |    0.507 | 
     | normalizer_inst/U15558                        | A2 v -> Z v | AO22D0 | 0.047 |   0.342 |    0.554 | 
     | normalizer_inst/shift_reg_1__4__8_            | D v         | DFQD1  | 0.000 |   0.342 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 191: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__3__5_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__5_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__38_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.347
  Slack Time                   -0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__38_ | CP ^        |        |       |   0.155 |    0.360 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__38_ | CP ^ -> Q v | DFQD1  | 0.077 |   0.232 |    0.437 | 
     | normalizer_inst/FE_PHC5748_psum_2_sync_38     | I v -> Z v  | CKBD0  | 0.061 |   0.293 |    0.498 | 
     | normalizer_inst/U15660                        | A2 v -> Z v | AO22D0 | 0.054 |   0.347 |    0.553 | 
     | normalizer_inst/shift_reg_1__3__5_            | D v         | DFQD1  | 0.000 |   0.347 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 192: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__2__4_/CP 
Endpoint:   normalizer_inst/shift_reg_1__2__4_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__26_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.351
  Slack Time                   -0.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                 |             |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__26_   | CP ^        |        |       |   0.153 |    0.355 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__26_   | CP ^ -> Q v | DFQD1  | 0.077 |   0.230 |    0.432 | 
     | normalizer_inst/AFIFO/FE_PHC8597_psum_2_sync_26 | I v -> Z v  | CKBD0  | 0.035 |   0.264 |    0.466 | 
     | normalizer_inst/AFIFO/FE_PHC7791_psum_2_sync_26 | I v -> Z v  | CKBD0  | 0.047 |   0.311 |    0.513 | 
     | normalizer_inst/U15562                          | A2 v -> Z v | AO22D0 | 0.040 |   0.351 |    0.553 | 
     | normalizer_inst/shift_reg_1__2__4_              | D v         | DFQD1  | 0.000 |   0.351 |    0.553 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 193: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_82_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.368
  Slack Time                   -0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_82_  | CP ^         |          |       |   0.206 |    0.388 | 
     | core1_inst/psum_mem_instance/Q_reg_82_  | CP ^ -> Q v  | DFQD1    | 0.078 |   0.285 |    0.466 | 
     | normalizer_inst/FE_PHC7845_out_core1_82 | I v -> Z v   | CKBD0    | 0.044 |   0.329 |    0.510 | 
     | normalizer_inst/U13144                  | B1 v -> ZN v | MOAI22D0 | 0.039 |   0.368 |    0.549 | 
     | normalizer_inst/shift_reg_0__7__5_      | D v          | DFQD1    | 0.000 |   0.368 |    0.549 | 
     +------------------------------------------------------------------------------------------------+ 
Path 194: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_78_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.550
  Arrival Time                  0.374
  Slack Time                   -0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_78_  | CP ^         |          |       |   0.206 |    0.382 | 
     | core1_inst/psum_mem_instance/Q_reg_78_  | CP ^ -> Q v  | DFQD1    | 0.081 |   0.288 |    0.464 | 
     | normalizer_inst/FE_PHC7848_out_core1_78 | I v -> Z v   | CKBD0    | 0.052 |   0.340 |    0.516 | 
     | normalizer_inst/U14315                  | B2 v -> ZN v | MOAI22D1 | 0.034 |   0.374 |    0.550 | 
     | normalizer_inst/shift_reg_0__7__1_      | D v          | DFQD1    | 0.000 |   0.374 |    0.550 | 
     +------------------------------------------------------------------------------------------------+ 
Path 195: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_84_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.374
  Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_84_  | CP ^         |          |       |   0.206 |    0.382 | 
     | core1_inst/psum_mem_instance/Q_reg_84_  | CP ^ -> Q v  | DFQD1    | 0.079 |   0.286 |    0.461 | 
     | normalizer_inst/FE_PHC7850_out_core1_84 | I v -> Z v   | CKBD0    | 0.049 |   0.335 |    0.510 | 
     | normalizer_inst/U14312                  | B1 v -> ZN v | MOAI22D0 | 0.039 |   0.374 |    0.549 | 
     | normalizer_inst/shift_reg_0__7__7_      | D v          | DFQD1    | 0.000 |   0.374 |    0.549 | 
     +------------------------------------------------------------------------------------------------+ 
Path 196: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_79_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.381
  Slack Time                   -0.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_79_ | CP ^        |        |       |   0.206 |    0.373 | 
     | core1_inst/psum_mem_instance/Q_reg_79_ | CP ^ -> Q v | DFQD1  | 0.079 |   0.285 |    0.452 | 
     | FE_PHC7843_out_core1_79                | I v -> Z v  | CKBD0  | 0.049 |   0.334 |    0.501 | 
     | normalizer_inst/U15505                 | B2 v -> Z v | AO22D0 | 0.047 |   0.381 |    0.548 | 
     | normalizer_inst/shift_reg_0__7__2_     | D v         | DFQD1  | 0.000 |   0.381 |    0.548 | 
     +--------------------------------------------------------------------------------------------+ 
Path 197: VIOLATED Hold Check with Pin normalizer_inst/AFIFO/genblk1_0__wr_ptr_
gray_synchronizer/q_sync_regs_reg_0_/CP 
Endpoint:   normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/q_sync_
regs_reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/wr_addr_reg_0_/Q                              
(v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.623
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.631
  Arrival Time                  0.465
  Slack Time                   -0.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.135
     = Beginpoint Arrival Time       0.135
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/wr_addr_reg_0_               | CP ^        |          |       |   0.136 |    0.302 | 
     | normalizer_inst/AFIFO/wr_addr_reg_0_               | CP ^ -> Q v | DFD1     | 0.101 |   0.237 |    0.403 | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | I v -> Z v  | CKBD0    | 0.071 |   0.308 |    0.474 | 
     | ronizer/FE_PHC6472_wr_ptr_gray_0                   |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | I v -> Z v  | CKBD0    | 0.061 |   0.368 |    0.535 | 
     | ronizer/FE_PHC8593_wr_ptr_gray_0                   |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | I v -> Z v  | CKBD0    | 0.036 |   0.405 |    0.571 | 
     | ronizer/FE_PHC7811_wr_ptr_gray_0                   |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | I v -> Z v  | CKBD0    | 0.059 |   0.464 |    0.630 | 
     | ronizer/FE_PHC5386_wr_ptr_gray_0                   |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | D v         | DFKCNQD1 | 0.001 |   0.465 |    0.631 | 
     | ronizer/q_sync_regs_reg_0_                         |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 198: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_62_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.550
  Arrival Time                  0.384
  Slack Time                   -0.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_62_  | CP ^        |        |       |   0.204 |    0.370 | 
     | core1_inst/psum_mem_instance/Q_reg_62_  | CP ^ -> Q v | DFQD1  | 0.082 |   0.286 |    0.452 | 
     | normalizer_inst/FE_PHC7847_out_core1_62 | I v -> Z v  | CKBD0  | 0.056 |   0.342 |    0.508 | 
     | normalizer_inst/U15611                  | A2 v -> Z v | AO22D0 | 0.042 |   0.384 |    0.550 | 
     | normalizer_inst/shift_reg_0__5__7_      | D v         | DFQD1  | 0.000 |   0.384 |    0.550 | 
     +---------------------------------------------------------------------------------------------+ 
Path 199: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_85_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.388
  Slack Time                   -0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_85_  | CP ^         |          |       |   0.206 |    0.366 | 
     | core1_inst/psum_mem_instance/Q_reg_85_  | CP ^ -> Q v  | DFQD1    | 0.084 |   0.290 |    0.450 | 
     | normalizer_inst/FE_PHC7851_out_core1_85 | I v -> Z v   | CKBD0    | 0.054 |   0.344 |    0.504 | 
     | normalizer_inst/U13143                  | B2 v -> ZN v | MOAI22D0 | 0.044 |   0.388 |    0.549 | 
     | normalizer_inst/shift_reg_0__7__8_      | D v          | DFQD1    | 0.000 |   0.388 |    0.549 | 
     +------------------------------------------------------------------------------------------------+ 
Path 200: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_66_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.535
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.391
  Slack Time                   -0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_66_  | CP ^        |        |       |   0.204 |    0.362 | 
     | core1_inst/psum_mem_instance/Q_reg_66_  | CP ^ -> Q v | DFQD1  | 0.083 |   0.288 |    0.445 | 
     | normalizer_inst/FE_PHC7846_out_core1_66 | I v -> Z v  | CKBD0  | 0.061 |   0.349 |    0.506 | 
     | normalizer_inst/U15579                  | A2 v -> Z v | AO22D0 | 0.043 |   0.391 |    0.548 | 
     | normalizer_inst/shift_reg_0__6__0_      | D v         | DFQD1  | 0.000 |   0.391 |    0.548 | 
     +---------------------------------------------------------------------------------------------+ 
Path 201: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_76_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.550
  Arrival Time                  0.398
  Slack Time                   -0.151
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_76_  | CP ^        |        |       |   0.205 |    0.356 | 
     | core1_inst/psum_mem_instance/Q_reg_76_  | CP ^ -> Q v | DFQD1  | 0.085 |   0.290 |    0.441 | 
     | normalizer_inst/FE_PHC7852_out_core1_76 | I v -> Z v  | CKBD0  | 0.063 |   0.353 |    0.504 | 
     | normalizer_inst/U15532                  | A2 v -> Z v | AO22D0 | 0.046 |   0.398 |    0.550 | 
     | normalizer_inst/shift_reg_0__6__10_     | D v         | DFQD1  | 0.000 |   0.398 |    0.550 | 
     +---------------------------------------------------------------------------------------------+ 
Path 202: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__1__3_/CP 
Endpoint:   normalizer_inst/shift_reg_1__1__3_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__14_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.404
  Slack Time                   -0.150
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                 |             |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__14_   | CP ^        |        |       |   0.153 |    0.302 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__14_   | CP ^ -> Q v | DFQD1  | 0.076 |   0.228 |    0.378 | 
     | normalizer_inst/AFIFO/FE_PHC8600_psum_2_sync_14 | I v -> Z v  | CKBD0  | 0.074 |   0.303 |    0.452 | 
     | normalizer_inst/FE_PHC7792_psum_2_sync_14       | I v -> Z v  | CKBD0  | 0.061 |   0.364 |    0.513 | 
     | normalizer_inst/U15582                          | A2 v -> Z v | AO22D0 | 0.040 |   0.404 |    0.554 | 
     | normalizer_inst/shift_reg_1__1__3_              | D v         | DFQD1  | 0.000 |   0.404 |    0.554 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 203: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__3__3_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__3_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__36_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.540
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.552
  Arrival Time                  0.420
  Slack Time                   -0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                 |             |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__36_   | CP ^        |        |       |   0.154 |    0.286 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__36_   | CP ^ -> Q v | DFQD1  | 0.081 |   0.235 |    0.368 | 
     | normalizer_inst/AFIFO/FE_PHC8592_psum_2_sync_36 | I v -> Z v  | CKBD0  | 0.077 |   0.313 |    0.445 | 
     | normalizer_inst/AFIFO/FE_PHC7794_psum_2_sync_36 | I v -> Z v  | CKBD0  | 0.064 |   0.376 |    0.509 | 
     | normalizer_inst/U15659                          | A2 v -> Z v | AO22D0 | 0.044 |   0.420 |    0.552 | 
     | normalizer_inst/shift_reg_1__3__3_              | D v         | DFQD1  | 0.000 |   0.420 |    0.552 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 204: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_42_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.421
  Slack Time                   -0.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_42_  | CP ^        |        |       |   0.204 |    0.332 | 
     | core1_inst/psum_mem_instance/Q_reg_42_  | CP ^ -> Q v | DFQD1  | 0.088 |   0.292 |    0.420 | 
     | normalizer_inst/FE_PHC7837_out_core1_42 | I v -> Z v  | CKBD0  | 0.079 |   0.371 |    0.499 | 
     | normalizer_inst/U15535                  | A2 v -> Z v | AO22D0 | 0.050 |   0.421 |    0.549 | 
     | normalizer_inst/shift_reg_0__3__9_      | D v         | DFQD1  | 0.000 |   0.421 |    0.549 | 
     +---------------------------------------------------------------------------------------------+ 
Path 205: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_63_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.547
  Arrival Time                  0.420
  Slack Time                   -0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_63_  | CP ^        |        |       |   0.206 |    0.334 | 
     | core1_inst/psum_mem_instance/Q_reg_63_  | CP ^ -> Q v | DFQD1  | 0.088 |   0.294 |    0.421 | 
     | normalizer_inst/FE_PHC7853_out_core1_63 | I v -> Z v  | CKBD0  | 0.069 |   0.364 |    0.491 | 
     | normalizer_inst/U15605                  | A2 v -> Z v | AO22D0 | 0.056 |   0.420 |    0.547 | 
     | normalizer_inst/shift_reg_0__5__8_      | D v         | DFQD1  | 0.000 |   0.420 |    0.547 | 
     +---------------------------------------------------------------------------------------------+ 
Path 206: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_59_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.429
  Slack Time                   -0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_59_  | CP ^        |        |       |   0.204 |    0.324 | 
     | core1_inst/psum_mem_instance/Q_reg_59_  | CP ^ -> Q v | DFQD1  | 0.082 |   0.287 |    0.406 | 
     | FE_PHC7841_out_core1_59                 | I v -> Z v  | CKBD0  | 0.050 |   0.337 |    0.456 | 
     | normalizer_inst/FE_PHC8598_out_core1_59 | I v -> Z v  | BUFFD1 | 0.052 |   0.389 |    0.508 | 
     | normalizer_inst/U15574                  | A2 v -> Z v | AO22D0 | 0.040 |   0.429 |    0.548 | 
     | normalizer_inst/shift_reg_0__5__4_      | D v         | DFQD1  | 0.000 |   0.429 |    0.548 | 
     +---------------------------------------------------------------------------------------------+ 
Path 207: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__6__6_/CP 
Endpoint:   normalizer_inst/shift_reg_1__6__6_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__72_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.442
  Slack Time                   -0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__72_ | CP ^        |        |       |   0.155 |    0.266 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__72_ | CP ^ -> Q v | DFQD1  | 0.098 |   0.252 |    0.364 | 
     | normalizer_inst/FE_PHC8595_psum_2_sync_72     | I v -> Z v  | CKBD0  | 0.069 |   0.322 |    0.433 | 
     | normalizer_inst/FE_PHC5367_psum_2_sync_72     | I v -> Z v  | CKBD0  | 0.073 |   0.395 |    0.506 | 
     | normalizer_inst/U15569                        | A2 v -> Z v | AO22D0 | 0.047 |   0.442 |    0.553 | 
     | normalizer_inst/shift_reg_1__6__6_            | D v         | DFQD1  | 0.000 |   0.442 |    0.553 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 208: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_87_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.550
  Arrival Time                  0.453
  Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |              |          |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_87_ | CP ^         |          |       |   0.206 |    0.303 | 
     | core1_inst/psum_mem_instance/Q_reg_87_ | CP ^ -> Q v  | DFQD1    | 0.088 |   0.294 |    0.392 | 
     | FE_PHC7857_out_core1_87                | I v -> Z v   | CKBD0    | 0.054 |   0.349 |    0.446 | 
     | FE_PHC6455_out_core1_87                | I v -> Z v   | CKBD0    | 0.066 |   0.414 |    0.512 | 
     | normalizer_inst/U4                     | B2 v -> ZN v | MOAI22D1 | 0.039 |   0.453 |    0.550 | 
     | normalizer_inst/shift_reg_0__7__10_    | D v          | DFQD1    | 0.000 |   0.453 |    0.550 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 209: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_81_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.462
  Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_81_  | CP ^         |          |       |   0.206 |    0.292 | 
     | core1_inst/psum_mem_instance/Q_reg_81_  | CP ^ -> Q v  | DFQD1    | 0.079 |   0.286 |    0.371 | 
     | FE_PHC7842_out_core1_81                 | I v -> Z v   | CKBD0    | 0.047 |   0.333 |    0.418 | 
     | normalizer_inst/FE_PHC8599_out_core1_81 | I v -> Z v   | CKBD0    | 0.073 |   0.406 |    0.491 | 
     | normalizer_inst/U14314                  | B2 v -> ZN v | MOAI22D0 | 0.057 |   0.462 |    0.548 | 
     | normalizer_inst/shift_reg_0__7__4_      | D v          | DFQD1    | 0.000 |   0.462 |    0.548 | 
     +------------------------------------------------------------------------------------------------+ 
Path 210: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_64_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.468
  Slack Time                   -0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_64_ | CP ^        |        |       |   0.206 |    0.287 | 
     | core1_inst/psum_mem_instance/Q_reg_64_ | CP ^ -> Q v | DFQD1  | 0.091 |   0.298 |    0.379 | 
     | FE_PHC7858_out_core1_64                | I v -> Z v  | CKBD0  | 0.054 |   0.352 |    0.433 | 
     | FE_PHC6456_out_core1_64                | I v -> Z v  | CKBD0  | 0.066 |   0.418 |    0.499 | 
     | normalizer_inst/U15529                 | A2 v -> Z v | AO22D0 | 0.050 |   0.468 |    0.549 | 
     | normalizer_inst/shift_reg_0__5__9_     | D v         | DFQD1  | 0.000 |   0.468 |    0.549 | 
     +--------------------------------------------------------------------------------------------+ 
Path 211: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_75_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.550
  Arrival Time                  0.470
  Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_75_ | CP ^        |        |       |   0.206 |    0.286 | 
     | core1_inst/psum_mem_instance/Q_reg_75_ | CP ^ -> Q v | DFQD1  | 0.091 |   0.297 |    0.377 | 
     | FE_PHC7856_out_core1_75                | I v -> Z v  | CKBD0  | 0.057 |   0.354 |    0.434 | 
     | FE_PHC6457_out_core1_75                | I v -> Z v  | CKBD0  | 0.069 |   0.423 |    0.503 | 
     | normalizer_inst/U15525                 | A2 v -> Z v | AO22D0 | 0.047 |   0.470 |    0.550 | 
     | normalizer_inst/shift_reg_0__6__9_     | D v         | DFQD1  | 0.000 |   0.470 |    0.550 | 
     +--------------------------------------------------------------------------------------------+ 
Path 212: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_83_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.548
  Arrival Time                  0.472
  Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_83_  | CP ^         |          |       |   0.205 |    0.281 | 
     | core1_inst/psum_mem_instance/Q_reg_83_  | CP ^ -> Q v  | DFQD1    | 0.084 |   0.290 |    0.366 | 
     | normalizer_inst/FE_PHC6463_out_core1_83 | I v -> Z v   | CKBD0    | 0.040 |   0.330 |    0.406 | 
     | normalizer_inst/FE_PHC7818_out_core1_83 | I v -> Z v   | CKBD0    | 0.031 |   0.361 |    0.437 | 
     | normalizer_inst/FE_PHC5384_out_core1_83 | I v -> Z v   | CKBD0    | 0.062 |   0.422 |    0.498 | 
     | normalizer_inst/U14313                  | B2 v -> ZN v | MOAI22D0 | 0.050 |   0.472 |    0.548 | 
     | normalizer_inst/shift_reg_0__7__6_      | D v          | DFQD1    | 0.000 |   0.472 |    0.548 | 
     +------------------------------------------------------------------------------------------------+ 
Path 213: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__8_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__8_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__2_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.641
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.656
  Arrival Time                  0.580
  Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__2_  | CP ^         |         |       |   0.340 |    0.416 | 
     | normalizer_inst/div_in_1_reg_0__2_  | CP ^ -> Q v  | DFQD4   | 0.071 |   0.411 |    0.487 | 
     | normalizer_inst/U8679               | A3 v -> ZN ^ | ND3D1   | 0.026 |   0.438 |    0.513 | 
     | normalizer_inst/U2130               | B ^ -> ZN v  | OAI21D4 | 0.013 |   0.451 |    0.527 | 
     | normalizer_inst/U9632               | A1 v -> ZN ^ | NR2D3   | 0.030 |   0.481 |    0.557 | 
     | normalizer_inst/U13997              | A3 ^ -> ZN v | ND3D8   | 0.024 |   0.505 |    0.580 | 
     | normalizer_inst/U7705               | A1 v -> ZN ^ | ND2D2   | 0.018 |   0.523 |    0.598 | 
     | normalizer_inst/U7704               | A2 ^ -> ZN v | CKND2D2 | 0.011 |   0.534 |    0.609 | 
     | normalizer_inst/U7630               | A1 v -> ZN ^ | ND2D2   | 0.012 |   0.546 |    0.622 | 
     | normalizer_inst/U904                | A1 ^ -> ZN v | ND2D4   | 0.012 |   0.558 |    0.634 | 
     | normalizer_inst/U885                | A1 v -> ZN ^ | ND2D4   | 0.012 |   0.570 |    0.646 | 
     | normalizer_inst/U4273               | A2 ^ -> ZN v | CKND2D8 | 0.010 |   0.580 |    0.656 | 
     | normalizer_inst/div_out_1_reg_0__8_ | D v          | DFQD1   | 0.000 |   0.580 |    0.656 | 
     +-------------------------------------------------------------------------------------------+ 
Path 214: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__8_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__8_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_10_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.645
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.658
  Arrival Time                  0.597
  Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_10_         | CP ^         |          |       |   0.340 |    0.401 | 
     | normalizer_inst/sum_reg_10_         | CP ^ -> Q ^  | DFKCNQD1 | 0.069 |   0.409 |    0.471 | 
     | normalizer_inst/FE_RC_1605_0        | I ^ -> ZN v  | CKND6    | 0.018 |   0.427 |    0.488 | 
     | normalizer_inst/FE_OCPC3059_sum_10  | I v -> ZN ^  | CKND16   | 0.016 |   0.443 |    0.505 | 
     | normalizer_inst/FE_OCPC5187_sum_10  | I ^ -> Z ^   | CKBD0    | 0.052 |   0.495 |    0.556 | 
     | normalizer_inst/U4917               | A2 ^ -> ZN v | ND2D1    | 0.017 |   0.512 |    0.573 | 
     | normalizer_inst/U3643               | A1 v -> Z v  | AN2XD1   | 0.022 |   0.534 |    0.595 | 
     | normalizer_inst/U4844               | A2 v -> ZN ^ | ND2D3    | 0.017 |   0.551 |    0.613 | 
     | normalizer_inst/U10999              | A2 ^ -> ZN v | NR2XD4   | 0.012 |   0.564 |    0.625 | 
     | normalizer_inst/U8817               | A2 v -> ZN ^ | ND2D4    | 0.016 |   0.580 |    0.641 | 
     | normalizer_inst/U2935               | A2 ^ -> ZN v | ND2D8    | 0.017 |   0.596 |    0.658 | 
     | normalizer_inst/div_out_2_reg_1__8_ | D v          | DFQD1    | 0.000 |   0.597 |    0.658 | 
     +--------------------------------------------------------------------------------------------+ 
Path 215: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__6_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__6_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_13_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.665
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.674
  Arrival Time                  0.616
  Slack Time                   -0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_13_         | CP ^         |          |       |   0.340 |    0.397 | 
     | normalizer_inst/sum_reg_13_         | CP ^ -> Q ^  | DFKCNQD1 | 0.089 |   0.429 |    0.486 | 
     | normalizer_inst/FE_OCPC3271_sum_13  | I ^ -> ZN v  | INVD6    | 0.024 |   0.453 |    0.510 | 
     | normalizer_inst/FE_OCPC3273_sum_13  | I v -> ZN ^  | CKND16   | 0.026 |   0.479 |    0.536 | 
     | normalizer_inst/U1961               | A1 ^ -> ZN v | NR2XD8   | 0.014 |   0.493 |    0.550 | 
     | normalizer_inst/FE_RC_387_0         | B v -> ZN ^  | OAI21D4  | 0.016 |   0.508 |    0.566 | 
     | normalizer_inst/U893                | A2 ^ -> ZN v | OAI21D4  | 0.016 |   0.524 |    0.582 | 
     | normalizer_inst/U8818               | B v -> ZN ^  | AOI21D4  | 0.027 |   0.552 |    0.609 | 
     | normalizer_inst/U10185              | A2 ^ -> ZN v | CKND2D8  | 0.017 |   0.569 |    0.626 | 
     | normalizer_inst/U3934               | A2 v -> ZN ^ | ND2D8    | 0.012 |   0.580 |    0.638 | 
     | normalizer_inst/U4161               | A2 ^ -> ZN v | CKND2D3  | 0.012 |   0.593 |    0.650 | 
     | normalizer_inst/U7899               | A1 v -> ZN ^ | ND2D2    | 0.012 |   0.605 |    0.662 | 
     | normalizer_inst/U4738               | A1 ^ -> ZN v | CKND2D2  | 0.012 |   0.616 |    0.674 | 
     | normalizer_inst/div_out_2_reg_1__6_ | D v          | DFQD1    | 0.000 |   0.616 |    0.674 | 
     +--------------------------------------------------------------------------------------------+ 
Path 216: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_74_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.501
  Slack Time                   -0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_74_  | CP ^        |        |       |   0.206 |    0.255 | 
     | core1_inst/psum_mem_instance/Q_reg_74_  | CP ^ -> Q v | DFQD1  | 0.079 |   0.285 |    0.334 | 
     | normalizer_inst/FE_PHC5381_out_core1_74 | I v -> Z v  | CKBD0  | 0.029 |   0.314 |    0.363 | 
     | normalizer_inst/FE_PHC7826_out_core1_74 | I v -> Z v  | CKBD0  | 0.039 |   0.353 |    0.402 | 
     | normalizer_inst/FE_PHC7373_out_core1_74 | I v -> Z v  | CKBD0  | 0.037 |   0.390 |    0.438 | 
     | normalizer_inst/FE_PHC6443_out_core1_74 | I v -> Z v  | CKBD0  | 0.064 |   0.454 |    0.502 | 
     | normalizer_inst/U15533                  | A2 v -> Z v | AO22D0 | 0.047 |   0.501 |    0.549 | 
     | normalizer_inst/shift_reg_0__6__8_      | D v         | DFQD1  | 0.000 |   0.501 |    0.549 | 
     +---------------------------------------------------------------------------------------------+ 
Path 217: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__8_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__8_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_0__3_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.666
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.676
  Arrival Time                  0.630
  Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.341
     = Beginpoint Arrival Time       0.341
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_0__3_  | CP ^         |         |       |   0.341 |    0.388 | 
     | normalizer_inst/div_in_2_reg_0__3_  | CP ^ -> Q v  | DFQD4   | 0.073 |   0.414 |    0.460 | 
     | normalizer_inst/U12770              | A2 v -> ZN ^ | CKND2D0 | 0.022 |   0.436 |    0.483 | 
     | normalizer_inst/U13340              | A2 ^ -> Z ^  | CKAN2D1 | 0.044 |   0.480 |    0.526 | 
     | normalizer_inst/U2878               | A2 ^ -> ZN v | NR2D8   | 0.014 |   0.494 |    0.540 | 
     | normalizer_inst/U3037               | A1 v -> ZN ^ | NR2XD4  | 0.016 |   0.510 |    0.556 | 
     | normalizer_inst/U2802               | A2 ^ -> ZN v | ND2D8   | 0.014 |   0.524 |    0.570 | 
     | normalizer_inst/U2801_dup           | A1 v -> ZN ^ | NR2XD8  | 0.012 |   0.535 |    0.582 | 
     | normalizer_inst/U12085              | A1 ^ -> ZN v | NR2D4   | 0.007 |   0.542 |    0.588 | 
     | normalizer_inst/U1116               | A1 v -> ZN ^ | ND2D1   | 0.012 |   0.554 |    0.601 | 
     | normalizer_inst/FE_RC_1913_0        | A1 ^ -> Z ^  | AN2D4   | 0.024 |   0.578 |    0.625 | 
     | normalizer_inst/U8086               | A2 ^ -> ZN v | ND2D4   | 0.012 |   0.590 |    0.636 | 
     | normalizer_inst/U10828              | A1 v -> ZN ^ | ND2D4   | 0.012 |   0.602 |    0.649 | 
     | normalizer_inst/U11695              | A1 ^ -> ZN v | ND3D8   | 0.012 |   0.614 |    0.661 | 
     | normalizer_inst/FE_OFC1672_n6581    | I v -> ZN ^  | INVD4   | 0.009 |   0.624 |    0.670 | 
     | normalizer_inst/FE_OFC1673_n6581    | I ^ -> ZN v  | CKND2   | 0.006 |   0.630 |    0.676 | 
     | normalizer_inst/div_out_2_reg_0__8_ | D v          | DFQD1   | 0.000 |   0.630 |    0.676 | 
     +-------------------------------------------------------------------------------------------+ 
Path 218: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__7_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_13_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.645
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.659
  Arrival Time                  0.614
  Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_13_         | CP ^         |          |       |   0.340 |    0.385 | 
     | normalizer_inst/sum_reg_13_         | CP ^ -> Q ^  | DFKCNQD1 | 0.089 |   0.429 |    0.474 | 
     | normalizer_inst/FE_OCPC3271_sum_13  | I ^ -> ZN v  | INVD6    | 0.024 |   0.453 |    0.498 | 
     | normalizer_inst/FE_OCPC3273_sum_13  | I v -> ZN ^  | CKND16   | 0.026 |   0.479 |    0.524 | 
     | normalizer_inst/U1961               | A1 ^ -> ZN v | NR2XD8   | 0.014 |   0.493 |    0.538 | 
     | normalizer_inst/FE_RC_387_0         | B v -> ZN ^  | OAI21D4  | 0.016 |   0.508 |    0.554 | 
     | normalizer_inst/U893                | A2 ^ -> ZN v | OAI21D4  | 0.016 |   0.524 |    0.570 | 
     | normalizer_inst/U8818               | B v -> ZN ^  | AOI21D4  | 0.027 |   0.552 |    0.597 | 
     | normalizer_inst/U10185              | A2 ^ -> ZN v | CKND2D8  | 0.017 |   0.569 |    0.614 | 
     | normalizer_inst/FE_OCPC3558_n4071   | I v -> ZN ^  | INVD4    | 0.013 |   0.582 |    0.627 | 
     | normalizer_inst/U5465               | A1 ^ -> ZN v | ND2D2    | 0.015 |   0.596 |    0.641 | 
     | normalizer_inst/FE_RC_1959_0        | A1 v -> Z v  | AN2D4    | 0.018 |   0.614 |    0.659 | 
     | normalizer_inst/div_out_2_reg_1__7_ | D v          | DFQD1    | 0.000 |   0.614 |    0.659 | 
     +--------------------------------------------------------------------------------------------+ 
Path 219: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__2__9_/CP 
Endpoint:   normalizer_inst/shift_reg_1__2__9_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__31_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.511
  Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__31_ | CP ^        |        |       |   0.152 |    0.196 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__31_ | CP ^ -> Q v | DFQD1  | 0.088 |   0.241 |    0.284 | 
     | normalizer_inst/FE_PHC7359_psum_2_sync_31     | I v -> Z v  | CKBD0  | 0.040 |   0.281 |    0.324 | 
     | normalizer_inst/FE_PHC8605_psum_2_sync_31     | I v -> Z v  | BUFFD1 | 0.052 |   0.333 |    0.376 | 
     | normalizer_inst/FE_PHC5750_psum_2_sync_31     | I v -> Z v  | CKBD0  | 0.068 |   0.401 |    0.445 | 
     | normalizer_inst/FE_PHC7796_psum_2_sync_31     | I v -> Z v  | BUFFD1 | 0.066 |   0.467 |    0.511 | 
     | normalizer_inst/U15554                        | A2 v -> Z v | AO22D0 | 0.044 |   0.511 |    0.554 | 
     | normalizer_inst/shift_reg_1__2__9_            | D v         | DFQD1  | 0.000 |   0.511 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 220: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_86_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.550
  Arrival Time                  0.508
  Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_86_  | CP ^         |          |       |   0.206 |    0.248 | 
     | core1_inst/psum_mem_instance/Q_reg_86_  | CP ^ -> Q v  | DFQD1    | 0.081 |   0.287 |    0.329 | 
     | normalizer_inst/FE_PHC6460_out_core1_86 | I v -> Z v   | CKBD0    | 0.037 |   0.324 |    0.365 | 
     | normalizer_inst/FE_PHC7799_out_core1_86 | I v -> Z v   | CKBD0    | 0.044 |   0.368 |    0.409 | 
     | normalizer_inst/FE_PHC7376_out_core1_86 | I v -> Z v   | CKBD0    | 0.042 |   0.409 |    0.451 | 
     | normalizer_inst/FE_PHC5383_out_core1_86 | I v -> Z v   | CKBD0    | 0.060 |   0.469 |    0.511 | 
     | normalizer_inst/U14311                  | B1 v -> ZN v | MOAI22D0 | 0.039 |   0.508 |    0.550 | 
     | normalizer_inst/shift_reg_0__7__9_      | D v          | DFQD1    | 0.000 |   0.508 |    0.550 | 
     +------------------------------------------------------------------------------------------------+ 
Path 221: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__9_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.644
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.658
  Arrival Time                  0.625
  Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_                | CP ^         |          |       |   0.340 |    0.372 | 
     | normalizer_inst/sum_reg_9_                | CP ^ -> Q ^  | DFKCNQD4 | 0.071 |   0.410 |    0.443 | 
     | normalizer_inst/FE_OCPC3072_FE_OFN15579_n | I ^ -> Z ^   | BUFFD2   | 0.069 |   0.479 |    0.512 | 
     | normalizer_inst/U12993                    | B1 ^ -> ZN v | IND2D2   | 0.018 |   0.498 |    0.530 | 
     | normalizer_inst/U4999                     | A1 v -> ZN ^ | ND2D2    | 0.010 |   0.507 |    0.540 | 
     | normalizer_inst/U10386                    | A2 ^ -> ZN v | NR2D2    | 0.009 |   0.516 |    0.548 | 
     | normalizer_inst/U3231                     | A1 v -> ZN ^ | ND2D2    | 0.009 |   0.525 |    0.557 | 
     | normalizer_inst/U7778                     | A1 ^ -> ZN v | NR2D2    | 0.010 |   0.534 |    0.567 | 
     | normalizer_inst/U1370                     | A2 v -> ZN ^ | ND2D4    | 0.012 |   0.547 |    0.579 | 
     | normalizer_inst/U2359                     | A1 ^ -> ZN v | ND2D8    | 0.021 |   0.567 |    0.600 | 
     | normalizer_inst/U1342                     | A2 v -> ZN ^ | ND2D4    | 0.017 |   0.585 |    0.617 | 
     | normalizer_inst/U3298_dup                 | A1 ^ -> ZN v | NR2D8    | 0.012 |   0.597 |    0.630 | 
     | normalizer_inst/U3297                     | A1 v -> ZN ^ | NR2XD4   | 0.012 |   0.610 |    0.642 | 
     | normalizer_inst/U3325                     | A1 ^ -> ZN v | ND2D8    | 0.016 |   0.625 |    0.658 | 
     | normalizer_inst/div_out_2_reg_1__9_       | D v          | DFQD1    | 0.000 |   0.625 |    0.658 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 222: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__8_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__8_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_2_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.641
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.656
  Arrival Time                  0.624
  Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_2_                         | CP ^         |          |       |   0.340 |    0.372 | 
     | normalizer_inst/sum_reg_2_                         | CP ^ -> Q ^  | DFKCNQD4 | 0.080 |   0.420 |    0.452 | 
     | normalizer_inst/FE_OCPC3091_sum_2                  | I ^ -> ZN v  | INVD4    | 0.038 |   0.458 |    0.490 | 
     | normalizer_inst/FE_OCPC4639_FE_OFN105_FE_DBTN19_su | I v -> Z v   | CKBD4    | 0.030 |   0.488 |    0.520 | 
     | m_2                                                |              |          |       |         |          | 
     | normalizer_inst/FE_OFC2517_sum_2                   | I v -> ZN ^  | CKND8    | 0.014 |   0.502 |    0.534 | 
     | normalizer_inst/FE_PHC6529_FE_OFN16001_sum_2       | I ^ -> Z ^   | BUFFD2   | 0.016 |   0.519 |    0.550 | 
     | normalizer_inst/FE_PHC7862_FE_OFN16001_sum_2       | I ^ -> Z ^   | CKBD2    | 0.027 |   0.546 |    0.577 | 
     | normalizer_inst/U10627_dup                         | A2 ^ -> ZN v | CKND2D1  | 0.016 |   0.561 |    0.593 | 
     | normalizer_inst/U11342                             | A1 v -> ZN ^ | ND2D2    | 0.010 |   0.571 |    0.603 | 
     | normalizer_inst/U10636                             | A1 ^ -> ZN v | ND2D2    | 0.011 |   0.582 |    0.614 | 
     | normalizer_inst/U11205                             | A1 v -> ZN ^ | CKND2D3  | 0.013 |   0.595 |    0.627 | 
     | normalizer_inst/U919_dup                           | A1 ^ -> ZN v | ND2D3    | 0.012 |   0.607 |    0.638 | 
     | normalizer_inst/U887                               | A1 v -> ZN ^ | ND2D4    | 0.010 |   0.616 |    0.648 | 
     | normalizer_inst/U6672                              | A1 ^ -> ZN v | ND2D4    | 0.008 |   0.624 |    0.656 | 
     | normalizer_inst/div_out_1_reg_1__8_                | D v          | DFQD1    | 0.000 |   0.624 |    0.656 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 223: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__4__7_/CP 
Endpoint:   normalizer_inst/shift_reg_1__4__7_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__51_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.523
  Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__51_ | CP ^        |        |       |   0.155 |    0.186 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__51_ | CP ^ -> Q v | DFQD1  | 0.098 |   0.253 |    0.284 | 
     | normalizer_inst/FE_PHC7367_psum_2_sync_51     | I v -> Z v  | CKBD0  | 0.044 |   0.297 |    0.328 | 
     | normalizer_inst/FE_PHC7819_psum_2_sync_51     | I v -> Z v  | CKBD0  | 0.047 |   0.343 |    0.374 | 
     | normalizer_inst/FE_PHC6422_psum_2_sync_51     | I v -> Z v  | CKBD0  | 0.069 |   0.412 |    0.443 | 
     | normalizer_inst/FE_PHC5363_psum_2_sync_51     | I v -> Z v  | CKBD0  | 0.066 |   0.479 |    0.510 | 
     | normalizer_inst/U15669                        | A2 v -> Z v | AO22D0 | 0.044 |   0.523 |    0.554 | 
     | normalizer_inst/shift_reg_1__4__7_            | D v         | DFQD1  | 0.000 |   0.523 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 224: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_26_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.536
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.519
  Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_26_  | CP ^        |        |       |   0.203 |    0.232 | 
     | core1_inst/psum_mem_instance/Q_reg_26_  | CP ^ -> Q v | DFQD1  | 0.079 |   0.282 |    0.311 | 
     | normalizer_inst/FE_PHC5379_out_core1_26 | I v -> Z v  | CKBD0  | 0.047 |   0.329 |    0.358 | 
     | normalizer_inst/FE_PHC7371_out_core1_26 | I v -> Z v  | CKBD0  | 0.038 |   0.366 |    0.396 | 
     | normalizer_inst/FE_PHC7809_out_core1_26 | I v -> Z v  | CKBD0  | 0.032 |   0.398 |    0.428 | 
     | normalizer_inst/FE_PHC6428_out_core1_26 | I v -> Z v  | CKBD0  | 0.072 |   0.471 |    0.500 | 
     | normalizer_inst/U15512                  | A2 v -> Z v | AO22D0 | 0.049 |   0.519 |    0.549 | 
     | normalizer_inst/shift_reg_0__2__4_      | D v         | DFQD1  | 0.000 |   0.519 |    0.549 | 
     +---------------------------------------------------------------------------------------------+ 
Path 225: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__7__8_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__8_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__85_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.553
  Arrival Time                  0.526
  Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__85_ | CP ^         |          |       |   0.155 |    0.182 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__85_ | CP ^ -> Q v  | DFQD1    | 0.086 |   0.241 |    0.268 | 
     | normalizer_inst/FE_PHC5373_psum_2_sync_85     | I v -> Z v   | CKBD0    | 0.054 |   0.294 |    0.321 | 
     | normalizer_inst/FE_PHC7375_psum_2_sync_85     | I v -> Z v   | CKBD0    | 0.039 |   0.333 |    0.360 | 
     | normalizer_inst/FE_PHC7820_psum_2_sync_85     | I v -> Z v   | CKBD0    | 0.041 |   0.374 |    0.401 | 
     | normalizer_inst/FE_PHC6429_psum_2_sync_85     | I v -> Z v   | CKBD0    | 0.096 |   0.470 |    0.497 | 
     | normalizer_inst/U14307                        | B2 v -> ZN v | MOAI22D0 | 0.056 |   0.526 |    0.553 | 
     | normalizer_inst/shift_reg_1__7__8_            | D v          | DFQD1    | 0.000 |   0.526 |    0.553 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 226: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__10_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_3_/Q           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.645
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.658
  Arrival Time                  0.637
  Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_3_           | CP ^         |          |       |   0.340 |    0.361 | 
     | normalizer_inst/sum_reg_3_           | CP ^ -> Q ^  | DFKCNQD4 | 0.073 |   0.413 |    0.434 | 
     | normalizer_inst/FE_OCPC3577_sum_3    | I ^ -> ZN v  | CKND6    | 0.018 |   0.431 |    0.452 | 
     | normalizer_inst/FE_OCPC3670_sum_3    | I v -> ZN ^  | INVD12   | 0.018 |   0.448 |    0.469 | 
     | normalizer_inst/FE_OCPC3672_sum_3    | I ^ -> ZN v  | INVD4    | 0.018 |   0.467 |    0.488 | 
     | normalizer_inst/FE_OCPC3676_sum_3    | I v -> Z v   | BUFFD6   | 0.042 |   0.508 |    0.529 | 
     | normalizer_inst/U2875                | A2 v -> ZN ^ | NR2D4    | 0.023 |   0.532 |    0.553 | 
     | normalizer_inst/U8846                | A1 ^ -> ZN v | OAI22D4  | 0.015 |   0.546 |    0.567 | 
     | normalizer_inst/U2306                | A1 v -> ZN ^ | NR2XD4   | 0.011 |   0.557 |    0.578 | 
     | normalizer_inst/U2865                | A2 ^ -> ZN v | ND2D4    | 0.017 |   0.574 |    0.595 | 
     | normalizer_inst/U2864                | A2 v -> ZN ^ | CKND2D8  | 0.022 |   0.596 |    0.617 | 
     | normalizer_inst/FE_OCPC3331_n7060    | I ^ -> ZN v  | INVD6    | 0.012 |   0.607 |    0.628 | 
     | normalizer_inst/U1315                | A1 v -> ZN ^ | ND2D3    | 0.014 |   0.622 |    0.643 | 
     | normalizer_inst/U7043                | A1 ^ -> ZN v | ND2D1    | 0.015 |   0.637 |    0.658 | 
     | normalizer_inst/div_out_2_reg_0__10_ | D v          | DFQD1    | 0.000 |   0.637 |    0.658 | 
     +---------------------------------------------------------------------------------------------+ 
Path 227: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__0__10_/CP 
Endpoint:   normalizer_inst/shift_reg_1__0__10_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__10_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.546
  Arrival Time                  0.530
  Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__10_ | CP ^        |        |       |   0.152 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__10_ | CP ^ -> Q v | DFQD1  | 0.097 |   0.250 |    0.266 | 
     | normalizer_inst/FE_PHC7368_psum_2_sync_10     | I v -> Z v  | CKBD0  | 0.043 |   0.292 |    0.308 | 
     | normalizer_inst/FE_PHC7817_psum_2_sync_10     | I v -> Z v  | CKBD0  | 0.046 |   0.339 |    0.355 | 
     | normalizer_inst/FE_PHC6424_psum_2_sync_10     | I v -> Z v  | CKBD0  | 0.069 |   0.407 |    0.423 | 
     | normalizer_inst/FE_PHC5365_psum_2_sync_10     | I v -> Z v  | CKBD0  | 0.073 |   0.480 |    0.496 | 
     | normalizer_inst/U15612                        | A2 v -> Z v | AO22D0 | 0.051 |   0.530 |    0.546 | 
     | normalizer_inst/shift_reg_1__0__10_           | D v         | DFQD4  | 0.000 |   0.530 |    0.546 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 228: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_73_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.550
  Arrival Time                  0.534
  Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_73_  | CP ^        |        |       |   0.206 |    0.222 | 
     | core1_inst/psum_mem_instance/Q_reg_73_  | CP ^ -> Q v | DFQD1  | 0.086 |   0.292 |    0.308 | 
     | FE_PHC7854_out_core1_73                 | I v -> Z v  | CKBD0  | 0.051 |   0.344 |    0.359 | 
     | normalizer_inst/FE_PHC5382_out_core1_73 | I v -> Z v  | CKBD0  | 0.047 |   0.390 |    0.406 | 
     | normalizer_inst/FE_PHC7374_out_core1_73 | I v -> Z v  | CKBD0  | 0.039 |   0.429 |    0.445 | 
     | normalizer_inst/FE_PHC6445_out_core1_73 | I v -> Z v  | CKBD0  | 0.061 |   0.491 |    0.506 | 
     | normalizer_inst/U15537                  | A2 v -> Z v | AO22D0 | 0.044 |   0.534 |    0.550 | 
     | normalizer_inst/shift_reg_0__6__7_      | D v         | DFQD1  | 0.000 |   0.534 |    0.550 | 
     +---------------------------------------------------------------------------------------------+ 
Path 229: VIOLATED Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__
mac_col_inst/product7_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.307
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.305
  Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.210 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.268 |    0.282 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.018 |   0.286 |    0.300 | 
     | nst/mac_8in_instance/U55                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.019 |   0.305 |    0.319 | 
     | nst/mac_8in_instance/U57                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.305 |    0.319 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 230: VIOLATED Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__
mac_col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.306
  Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.194 |    0.206 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.077 |   0.271 |    0.284 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.017 |   0.288 |    0.300 | 
     | nst/mac_8in_instance/U67                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.306 |    0.319 | 
     | nst/mac_8in_instance/U23                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.306 |    0.319 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 231: VIOLATED Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__
mac_col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.270
  Arrival Time                  0.259
  Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.190 |    0.202 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.259 |    0.270 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.270 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 232: VIOLATED Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__
mac_col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.320
  Arrival Time                  0.309
  Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.208 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.075 |   0.271 |    0.282 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.019 |   0.289 |    0.301 | 
     | nst/mac_8in_instance/U68                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.020 |   0.309 |    0.320 | 
     | nst/mac_8in_instance/U70                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.309 |    0.320 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 233: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__9_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_3_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.645
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.659
  Arrival Time                  0.649
  Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_3_          | CP ^         |          |       |   0.340 |    0.350 | 
     | normalizer_inst/sum_reg_3_          | CP ^ -> Q ^  | DFKCNQD4 | 0.073 |   0.413 |    0.423 | 
     | normalizer_inst/FE_OCPC3577_sum_3   | I ^ -> ZN v  | CKND6    | 0.018 |   0.431 |    0.441 | 
     | normalizer_inst/FE_OCPC3670_sum_3   | I v -> ZN ^  | INVD12   | 0.018 |   0.448 |    0.459 | 
     | normalizer_inst/FE_OCPC3672_sum_3   | I ^ -> ZN v  | INVD4    | 0.018 |   0.467 |    0.477 | 
     | normalizer_inst/FE_OCPC3676_sum_3   | I v -> Z v   | BUFFD6   | 0.042 |   0.508 |    0.519 | 
     | normalizer_inst/U4289               | A2 v -> ZN ^ | CKND2D1  | 0.022 |   0.530 |    0.540 | 
     | normalizer_inst/U7965               | A2 ^ -> ZN v | ND2D1    | 0.014 |   0.544 |    0.555 | 
     | normalizer_inst/U7964               | I v -> ZN ^  | CKND2    | 0.010 |   0.554 |    0.565 | 
     | normalizer_inst/U1469               | A2 ^ -> ZN v | ND2D3    | 0.018 |   0.573 |    0.583 | 
     | normalizer_inst/U4407               | A2 v -> ZN ^ | ND2D8    | 0.018 |   0.591 |    0.601 | 
     | normalizer_inst/U7979               | A2 ^ -> ZN v | CKND2D8  | 0.023 |   0.613 |    0.624 | 
     | normalizer_inst/U2479               | A3 v -> ZN ^ | ND3D8    | 0.024 |   0.637 |    0.648 | 
     | normalizer_inst/U11307              | A2 ^ -> ZN v | CKND2D2  | 0.011 |   0.649 |    0.659 | 
     | normalizer_inst/div_out_2_reg_0__9_ | D v          | DFQD1    | 0.000 |   0.649 |    0.659 | 
     +--------------------------------------------------------------------------------------------+ 
Path 234: VIOLATED Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__
mac_col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.311
  Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.206 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.076 |   0.273 |    0.282 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.019 |   0.292 |    0.301 | 
     | nst/mac_8in_instance/U63                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.019 |   0.311 |    0.321 | 
     | nst/mac_8in_instance/U23                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.311 |    0.321 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 235: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__5__6_/CP 
Endpoint:   normalizer_inst/shift_reg_1__5__6_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__61_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.545
  Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__61_ | CP ^        |        |       |   0.155 |    0.164 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__61_ | CP ^ -> Q v | DFQD1  | 0.078 |   0.232 |    0.242 | 
     | normalizer_inst/FE_PHC5765_psum_2_sync_61     | I v -> Z v  | CKBD0  | 0.060 |   0.293 |    0.302 | 
     | normalizer_inst/FE_PHC7370_psum_2_sync_61     | I v -> Z v  | CKBD0  | 0.041 |   0.333 |    0.343 | 
     | normalizer_inst/FE_PHC7804_psum_2_sync_61     | I v -> Z v  | CKBD0  | 0.041 |   0.375 |    0.384 | 
     | normalizer_inst/FE_PHC6427_psum_2_sync_61     | I v -> Z v  | CKBD0  | 0.064 |   0.438 |    0.448 | 
     | normalizer_inst/FE_PHC5364_psum_2_sync_61     | I v -> Z v  | CKBD0  | 0.063 |   0.501 |    0.511 | 
     | normalizer_inst/U15548                        | A2 v -> Z v | AO22D0 | 0.044 |   0.545 |    0.554 | 
     | normalizer_inst/shift_reg_1__5__6_            | D v         | DFQD1  | 0.000 |   0.545 |    0.554 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 236: VIOLATED Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__
mac_col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.314
  Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.204 |    0.211 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.276 |    0.283 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.295 |    0.302 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.314 |    0.321 | 
     | nst/mac_8in_instance/U75                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.314 |    0.321 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 237: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__0__7_/CP 
Endpoint:   normalizer_inst/shift_reg_1__0__7_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__7_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.552
  Arrival Time                  0.546
  Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                              |             |        |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__7_ | CP ^        |        |       |   0.155 |    0.161 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__7_ | CP ^ -> Q v | DFQD1  | 0.098 |   0.253 |    0.259 | 
     | normalizer_inst/FE_PHC7365_psum_2_sync_7     | I v -> Z v  | CKBD0  | 0.047 |   0.300 |    0.306 | 
     | normalizer_inst/FE_PHC6426_psum_2_sync_7     | I v -> Z v  | CKBD0  | 0.050 |   0.349 |    0.355 | 
     | normalizer_inst/FE_PHC7801_psum_2_sync_7     | I v -> Z v  | CKBD0  | 0.059 |   0.409 |    0.415 | 
     | normalizer_inst/FE_PHC5747_psum_2_sync_7     | I v -> Z v  | CKBD0  | 0.079 |   0.488 |    0.494 | 
     | normalizer_inst/U15610                       | A2 v -> Z v | AO22D0 | 0.059 |   0.546 |    0.552 | 
     | normalizer_inst/shift_reg_1__0__7_           | D v         | DFD1   | 0.000 |   0.546 |    0.552 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 238: VIOLATED Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__
mac_col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.329
  Arrival Time                  0.326
  Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.192 |    0.195 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.078 |   0.270 |    0.274 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.034 |   0.304 |    0.307 | 
     | nst/mac_8in_instance/U70                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.022 |   0.326 |    0.329 | 
     | nst/mac_8in_instance/U21                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.326 |    0.329 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 239: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_1__0__8_/CP 
Endpoint:   normalizer_inst/shift_reg_1__0__8_/D           (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__8_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.552
  Arrival Time                  0.549
  Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                              |             |        |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__8_ | CP ^        |        |       |   0.152 |    0.155 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__8_ | CP ^ -> Q v | DFQD1  | 0.093 |   0.245 |    0.248 | 
     | normalizer_inst/FE_PHC5767_psum_2_sync_8     | I v -> Z v  | CKBD0  | 0.061 |   0.307 |    0.310 | 
     | normalizer_inst/FE_PHC7812_psum_2_sync_8     | I v -> Z v  | CKBD0  | 0.038 |   0.345 |    0.347 | 
     | normalizer_inst/FE_PHC6432_psum_2_sync_8     | I v -> Z v  | CKBD0  | 0.065 |   0.410 |    0.413 | 
     | normalizer_inst/FE_PHC5366_psum_2_sync_8     | I v -> Z v  | CKBD0  | 0.077 |   0.487 |    0.490 | 
     | normalizer_inst/U15590                       | A2 v -> Z v | AO22D0 | 0.062 |   0.549 |    0.552 | 
     | normalizer_inst/shift_reg_1__0__8_           | D v         | DFQD1  | 0.000 |   0.549 |    0.552 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 240: VIOLATED Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__
mac_col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.320
  Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.195 |    0.196 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.077 |   0.273 |    0.274 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1 | 0.029 |   0.302 |    0.303 | 
     | nst/mac_8in_instance/U41                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.018 |   0.320 |    0.321 | 
     | nst/mac_8in_instance/U43                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.320 |    0.321 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 241: VIOLATED Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__
mac_col_inst/product3_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.320
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.333
  Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.193 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.074 |   0.266 |    0.267 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.030 |   0.296 |    0.297 | 
     | nst/mac_8in_instance/U146                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.037 |   0.333 |    0.334 | 
     | nst/mac_8in_instance/U147                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.333 |    0.334 | 
     | nst/product3_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 242: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.321
  Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.195 |    0.195 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.078 |   0.273 |    0.273 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.032 |   0.305 |    0.305 | 
     | nst/mac_8in_instance/U44                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.321 |    0.321 | 
     | nst/mac_8in_instance/U46                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.321 |    0.321 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 243: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.334
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.192 |    0.192 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.079 |   0.272 |    0.271 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1 | 0.044 |   0.315 |    0.315 | 
     | nst/mac_8in_instance/U33                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.334 |    0.334 | 
     | nst/mac_8in_instance/U34                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.334 |    0.334 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 244: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.333
  Arrival Time                  0.335
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.191 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.076 |   0.268 |    0.266 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.027 |   0.295 |    0.294 | 
     | nst/mac_8in_instance/U160                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.040 |   0.335 |    0.333 | 
     | nst/mac_8in_instance/U161                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.335 |    0.333 | 
     | nst/product2_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 245: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.321
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.194 |    0.192 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.077 |   0.271 |    0.269 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.033 |   0.304 |    0.302 | 
     | nst/mac_8in_instance/U39                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.017 |   0.321 |    0.319 | 
     | nst/mac_8in_instance/U41                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.321 |    0.319 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 246: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.274
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.163 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.238 |    0.236 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.018 |   0.256 |    0.254 | 
     | nst/mac_8in_instance/U279                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.018 |   0.274 |    0.272 | 
     | nst/mac_8in_instance/U270                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.274 |    0.272 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 247: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.317
  Arrival Time                  0.319
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.195 |    0.192 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.076 |   0.271 |    0.268 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.030 |   0.301 |    0.299 | 
     | nst/mac_8in_instance/U13                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.018 |   0.319 |    0.317 | 
     | nst/mac_8in_instance/U28                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.319 |    0.317 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 248: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.317
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.329
  Arrival Time                  0.331
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.199 |    0.197 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.076 |   0.275 |    0.273 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.033 |   0.308 |    0.306 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.331 |    0.329 | 
     | nst/mac_8in_instance/U51                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.331 |    0.329 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 249: MET Hold Check with Pin normalizer_inst/div_out_1_reg_0__10_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__3_/Q   (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.641
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.655
  Arrival Time                  0.658
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__3_    | CP ^         |         |       |   0.340 |    0.337 | 
     | normalizer_inst/div_in_1_reg_0__3_    | CP ^ -> Q v  | DFQD2   | 0.063 |   0.403 |    0.400 | 
     | normalizer_inst/FE_PHC5394_div_in_1_2 | I v -> Z v   | BUFFD2  | 0.020 |   0.423 |    0.420 | 
     | normalizer_inst/FE_PHC5792_div_in_1_2 | I v -> Z v   | BUFFD2  | 0.032 |   0.455 |    0.452 | 
     | normalizer_inst/U14750                | B1 v -> ZN ^ | AOI22D1 | 0.037 |   0.492 |    0.489 | 
     | normalizer_inst/U3065                 | A2 ^ -> ZN v | ND2D2   | 0.017 |   0.509 |    0.506 | 
     | normalizer_inst/U3064                 | A1 v -> ZN ^ | ND2D4   | 0.018 |   0.527 |    0.524 | 
     | normalizer_inst/U2410                 | A1 ^ -> ZN v | NR2XD4  | 0.013 |   0.540 |    0.537 | 
     | normalizer_inst/U4272                 | I v -> ZN ^  | INVD4   | 0.011 |   0.552 |    0.549 | 
     | normalizer_inst/U2128                 | A1 ^ -> ZN v | ND3D8   | 0.014 |   0.565 |    0.562 | 
     | normalizer_inst/U1376                 | A2 v -> ZN ^ | CKND2D8 | 0.020 |   0.585 |    0.582 | 
     | normalizer_inst/U2524                 | A1 ^ -> ZN v | NR2D8   | 0.012 |   0.597 |    0.594 | 
     | normalizer_inst/FE_OFC2597_n3235      | I v -> ZN ^  | INVD3   | 0.013 |   0.610 |    0.608 | 
     | normalizer_inst/FE_RC_1879_0          | A1 ^ -> ZN v | ND2D1   | 0.012 |   0.622 |    0.619 | 
     | normalizer_inst/FE_PHC5572_N495       | I v -> Z v   | CKBD2   | 0.019 |   0.641 |    0.638 | 
     | normalizer_inst/FE_PHC5958_N495       | I v -> Z v   | CKBD4   | 0.017 |   0.658 |    0.655 | 
     | normalizer_inst/div_out_1_reg_0__10_  | D v          | DFQD1   | 0.000 |   0.658 |    0.655 | 
     +---------------------------------------------------------------------------------------------+ 
Path 250: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.323
  Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.200 |    0.197 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.079 |   0.280 |    0.276 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.024 |   0.304 |    0.300 | 
     | nst/mac_8in_instance/U56                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.323 |    0.319 | 
     | nst/mac_8in_instance/U57                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.323 |    0.319 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 251: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.276
  Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.162 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.237 |    0.233 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.017 |   0.254 |    0.251 | 
     | nst/mac_8in_instance/U284                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.022 |   0.276 |    0.272 | 
     | nst/mac_8in_instance/U269                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.276 |    0.272 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 252: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.277
  Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
=======
     | normalizer_inst/div_in_1_reg_1__2_  | CP ^         |         |       |   0.169 |    0.486 | 
     | normalizer_inst/div_in_1_reg_1__2_  | CP ^ -> Q v  | DFQD2   | 0.085 |   0.254 |    0.572 | 
     | normalizer_inst/U1229               | A2 v -> ZN ^ | ND2D4   | 0.032 |   0.286 |    0.603 | 
     | normalizer_inst/U8523               | A1 ^ -> ZN v | ND3D8   | 0.032 |   0.318 |    0.636 | 
     | normalizer_inst/U3630               | A1 v -> ZN ^ | CKND2D2 | 0.025 |   0.344 |    0.661 | 
     | normalizer_inst/U7998               | A2 ^ -> ZN v | NR2XD2  | 0.017 |   0.361 |    0.678 | 
     | normalizer_inst/U7997               | A1 v -> ZN ^ | NR2XD4  | 0.014 |   0.374 |    0.691 | 
     | normalizer_inst/U9926               | A2 ^ -> ZN v | ND2D3   | 0.018 |   0.392 |    0.709 | 
     | normalizer_inst/U4324               | A1 v -> ZN ^ | CKND2D8 | 0.020 |   0.412 |    0.730 | 
     | normalizer_inst/U8533               | A3 ^ -> ZN v | ND3D8   | 0.019 |   0.432 |    0.749 | 
     | normalizer_inst/FE_OCPC3476_n2059   | I v -> ZN ^  | CKND12  | 0.017 |   0.449 |    0.766 | 
     | normalizer_inst/U5                  | A2 ^ -> ZN v | NR2D0   | 0.015 |   0.465 |    0.782 | 
     | normalizer_inst/div_out_1_reg_1__7_ | D v          | DFQD1   | 0.000 |   0.465 |    0.782 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__2_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__2_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.771
  Arrival Time                  0.457
  Slack Time                   -0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.472 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.536 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.550 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.255 |    0.570 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.624 | 
     | normalizer_inst/U172                | A2 v -> ZN ^ | ND2D1    | 0.034 |   0.343 |    0.658 | 
     | normalizer_inst/U3652               | A2 ^ -> ZN v | NR2D2    | 0.010 |   0.354 |    0.668 | 
     | normalizer_inst/U12014              | A2 v -> ZN ^ | NR2XD2   | 0.015 |   0.369 |    0.683 | 
     | normalizer_inst/U10609              | A2 ^ -> ZN v | ND3D4    | 0.017 |   0.386 |    0.700 | 
     | normalizer_inst/U9766               | A2 v -> ZN ^ | ND2D4    | 0.014 |   0.400 |    0.715 | 
     | normalizer_inst/U9806               | A1 ^ -> ZN v | CKND2D4  | 0.013 |   0.413 |    0.727 | 
     | normalizer_inst/U2979               | A1 v -> ZN ^ | ND2D8    | 0.014 |   0.427 |    0.741 | 
     | normalizer_inst/FE_OFC1643_n15559   | I ^ -> Z ^   | BUFFD1   | 0.030 |   0.457 |    0.771 | 
     | normalizer_inst/div_out_2_reg_0__2_ | D ^          | DFQD1    | 0.000 |   0.457 |    0.771 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__5_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.763
  Arrival Time                  0.454
  Slack Time                   -0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.467 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.530 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.236 |    0.544 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.256 |    0.564 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.618 | 
     | normalizer_inst/U9181               | A2 v -> ZN ^ | ND2D3    | 0.032 |   0.341 |    0.650 | 
     | normalizer_inst/U12093              | A1 ^ -> ZN v | CKND2D3  | 0.011 |   0.352 |    0.661 | 
     | normalizer_inst/U6377               | I v -> ZN ^  | CKND4    | 0.010 |   0.362 |    0.671 | 
     | normalizer_inst/U9192_dup           | A2 ^ -> ZN v | CKND2D2  | 0.011 |   0.374 |    0.682 | 
     | normalizer_inst/U2770               | A2 v -> ZN ^ | ND2D3    | 0.012 |   0.386 |    0.695 | 
     | normalizer_inst/U2956               | A1 ^ -> ZN v | CKND2D4  | 0.012 |   0.398 |    0.707 | 
     | normalizer_inst/U9289               | A1 v -> ZN ^ | CKND2D8  | 0.017 |   0.416 |    0.724 | 
     | normalizer_inst/FE_OCPC3482_n15560  | I ^ -> Z ^   | CKBD0    | 0.039 |   0.454 |    0.763 | 
     | normalizer_inst/div_out_2_reg_0__5_ | D ^          | DFQD1    | 0.000 |   0.454 |    0.763 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__6_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__6_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_1__2_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.773
  Arrival Time                  0.471
  Slack Time                   -0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_1__2_  | CP ^         |          |       |   0.169 |    0.471 | 
     | normalizer_inst/div_in_1_reg_1__2_  | CP ^ -> Q ^  | DFQD2    | 0.087 |   0.257 |    0.559 | 
     | normalizer_inst/U1229               | A2 ^ -> ZN v | ND2D4    | 0.031 |   0.288 |    0.590 | 
     | normalizer_inst/U8523_dup           | A1 v -> ZN ^ | ND3D8    | 0.019 |   0.307 |    0.609 | 
     | normalizer_inst/U4065               | A1 ^ -> ZN v | NR2D3    | 0.012 |   0.318 |    0.620 | 
     | normalizer_inst/U3936               | A3 v -> ZN ^ | NR3D4    | 0.025 |   0.343 |    0.645 | 
     | normalizer_inst/U3270               | A2 ^ -> ZN v | NR2D8    | 0.011 |   0.354 |    0.656 | 
     | normalizer_inst/FE_RC_708_0         | A2 v -> ZN ^ | OAI211D4 | 0.018 |   0.372 |    0.674 | 
     | normalizer_inst/U8868               | A1 ^ -> ZN v | CKND2D4  | 0.013 |   0.385 |    0.687 | 
     | normalizer_inst/U8867               | A1 v -> ZN ^ | ND2D8    | 0.014 |   0.399 |    0.701 | 
     | normalizer_inst/U10748              | A1 ^ -> ZN v | ND2D8    | 0.016 |   0.415 |    0.717 | 
     | normalizer_inst/U8155               | A2 v -> ZN ^ | CKND2D8  | 0.021 |   0.436 |    0.738 | 
     | normalizer_inst/U8152               | A1 ^ -> ZN v | ND2D8    | 0.018 |   0.454 |    0.755 | 
     | normalizer_inst/U3193               | A2 v -> ZN ^ | CKND2D8  | 0.017 |   0.470 |    0.772 | 
     | normalizer_inst/div_out_1_reg_1__6_ | D ^          | DFQD1    | 0.000 |   0.471 |    0.773 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__4_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_1__0_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.781
  Arrival Time                  0.482
  Slack Time                   -0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^         |         |       |   0.169 |    0.468 | 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^ -> Q ^  | DFQD4   | 0.078 |   0.247 |    0.547 | 
     | normalizer_inst/U758                | A2 ^ -> ZN v | ND2D2   | 0.032 |   0.279 |    0.579 | 
     | normalizer_inst/U6609               | A2 v -> ZN ^ | ND2D1   | 0.015 |   0.294 |    0.593 | 
     | normalizer_inst/U5420               | A2 ^ -> ZN v | NR2D1   | 0.013 |   0.307 |    0.606 | 
     | normalizer_inst/U3841               | A1 v -> Z v  | AN2D2   | 0.023 |   0.330 |    0.629 | 
     | normalizer_inst/U12297              | A2 v -> ZN ^ | ND2D4   | 0.019 |   0.349 |    0.648 | 
     | normalizer_inst/U14121              | A2 ^ -> ZN v | ND2D4   | 0.015 |   0.364 |    0.663 | 
     | normalizer_inst/FE_RC_2083_0        | A2 v -> ZN ^ | ND3D8   | 0.014 |   0.378 |    0.677 | 
     | normalizer_inst/U11640              | A1 ^ -> ZN v | CKND2D4 | 0.010 |   0.388 |    0.687 | 
     | normalizer_inst/U356                | A1 v -> ZN ^ | ND2D4   | 0.012 |   0.400 |    0.699 | 
     | normalizer_inst/FE_RC_1443_0        | A2 ^ -> ZN v | CKND2D8 | 0.012 |   0.412 |    0.711 | 
     | normalizer_inst/U4475               | A1 v -> ZN ^ | ND2D8   | 0.013 |   0.425 |    0.724 | 
     | normalizer_inst/FE_OFC1670_n15558   | I ^ -> ZN v  | CKND2   | 0.014 |   0.439 |    0.738 | 
     | normalizer_inst/U13133              | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.457 |    0.756 | 
     | normalizer_inst/U4538               | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.482 |    0.781 | 
     | normalizer_inst/div_out_1_reg_1__4_ | D v          | DFQD1   | 0.000 |   0.482 |    0.781 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__2_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_3_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.783
  Arrival Time                  0.484
  Slack Time                   -0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_3_          | CP ^         |          |       |   0.157 |    0.456 | 
     | normalizer_inst/sum_reg_3_          | CP ^ -> Q ^  | DFKCNQD4 | 0.068 |   0.225 |    0.524 | 
     | normalizer_inst/FE_OCPC3844_sum_3   | I ^ -> ZN v  | INVD2    | 0.023 |   0.247 |    0.546 | 
     | normalizer_inst/FE_OCPC4814_sum_3   | I v -> Z v   | BUFFD1   | 0.053 |   0.300 |    0.599 | 
     | normalizer_inst/FE_OFC2879_sum_3    | I v -> Z v   | CKBD6    | 0.055 |   0.355 |    0.654 | 
     | normalizer_inst/U13117              | A2 v -> ZN ^ | ND2D2    | 0.035 |   0.390 |    0.689 | 
     | normalizer_inst/U13598              | A1 ^ -> ZN v | ND2D3    | 0.011 |   0.401 |    0.700 | 
     | normalizer_inst/U13597              | A1 v -> ZN ^ | NR2D3    | 0.016 |   0.418 |    0.717 | 
     | normalizer_inst/U13820              | A1 ^ -> ZN v | NR2XD2   | 0.014 |   0.432 |    0.731 | 
     | normalizer_inst/FE_RC_723_0         | A2 v -> ZN ^ | OAI211D4 | 0.019 |   0.451 |    0.750 | 
     | normalizer_inst/U3997               | A2 ^ -> ZN v | ND2D4    | 0.015 |   0.466 |    0.765 | 
     | normalizer_inst/FE_OCPC3570_n15557  | I v -> Z v   | CKBD1    | 0.018 |   0.484 |    0.783 | 
     | normalizer_inst/div_out_1_reg_1__2_ | D v          | DFQD1    | 0.000 |   0.484 |    0.783 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__3_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_1__0_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.781
  Arrival Time                  0.489
  Slack Time                   -0.292
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^         |         |       |   0.169 |    0.461 | 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^ -> Q ^  | DFQD4   | 0.078 |   0.247 |    0.540 | 
     | normalizer_inst/U758                | A2 ^ -> ZN v | ND2D2   | 0.032 |   0.279 |    0.572 | 
     | normalizer_inst/U6609               | A2 v -> ZN ^ | ND2D1   | 0.015 |   0.294 |    0.586 | 
     | normalizer_inst/U5420               | A2 ^ -> ZN v | NR2D1   | 0.013 |   0.307 |    0.599 | 
     | normalizer_inst/U3841               | A1 v -> Z v  | AN2D2   | 0.023 |   0.330 |    0.622 | 
     | normalizer_inst/U12297              | A2 v -> ZN ^ | ND2D4   | 0.019 |   0.349 |    0.641 | 
     | normalizer_inst/U14121              | A2 ^ -> ZN v | ND2D4   | 0.015 |   0.364 |    0.656 | 
     | normalizer_inst/FE_RC_2083_0        | A2 v -> ZN ^ | ND3D8   | 0.014 |   0.378 |    0.670 | 
     | normalizer_inst/U12112              | A2 ^ -> ZN v | ND2D2   | 0.016 |   0.393 |    0.686 | 
     | normalizer_inst/U5232               | A2 v -> ZN ^ | ND2D4   | 0.019 |   0.412 |    0.705 | 
     | normalizer_inst/U14208              | A1 ^ -> ZN v | ND2D4   | 0.014 |   0.427 |    0.719 | 
     | normalizer_inst/U13989              | A2 v -> ZN ^ | CKND2D8 | 0.017 |   0.444 |    0.736 | 
     | normalizer_inst/U3475_dup           | A1 ^ -> ZN v | NR2D8   | 0.012 |   0.456 |    0.748 | 
     | normalizer_inst/U6                  | I v -> ZN ^  | CKND0   | 0.012 |   0.468 |    0.760 | 
     | normalizer_inst/U5216               | A1 ^ -> ZN v | CKND2D0 | 0.021 |   0.489 |    0.781 | 
     | normalizer_inst/div_out_1_reg_1__3_ | D v          | DFQD1   | 0.000 |   0.489 |    0.781 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_3_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_3_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_5_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_5_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_4_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_4_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.766
  Arrival Time                  0.480
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_6_ | SA v        | DFXQD1 | 0.002 |   0.480 |    0.766 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_2_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_2_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_1_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_1_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_0_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_0_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.766
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.559 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.658 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_7_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.766 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.501
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.438 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.509 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.525 | 
     | normalizer_inst/FE_RC_209_0         | A1 v -> ZN ^ | CKND2D2  | 0.022 |   0.267 |    0.547 | 
     | normalizer_inst/FE_RC_3281_0        | B ^ -> Z ^   | OA21D0   | 0.036 |   0.303 |    0.583 | 
     | normalizer_inst/U5049               | A1 ^ -> ZN ^ | XNR2D2   | 0.074 |   0.377 |    0.657 | 
     | normalizer_inst/U3906               | A2 ^ -> Z ^  | AN2XD1   | 0.030 |   0.408 |    0.688 | 
     | normalizer_inst/U15396              | A1 ^ -> ZN v | NR2D1    | 0.008 |   0.416 |    0.696 | 
     | normalizer_inst/U15397              | A2 v -> ZN ^ | CKND2D1  | 0.013 |   0.429 |    0.709 | 
     | normalizer_inst/U15400              | A1 ^ -> ZN v | NR2XD1   | 0.012 |   0.441 |    0.721 | 
     | normalizer_inst/U11443              | A2 v -> ZN ^ | AOI21D2  | 0.017 |   0.458 |    0.739 | 
     | normalizer_inst/FE_RC_1051_0        | A1 ^ -> ZN v | ND2D1    | 0.016 |   0.475 |    0.755 | 
     | normalizer_inst/FE_RC_1049_0        | A2 v -> ZN ^ | ND2D2    | 0.012 |   0.486 |    0.767 | 
     | normalizer_inst/U14081              | I2 ^ -> ZN v | MUX3ND0  | 0.015 |   0.501 |    0.782 | 
     | normalizer_inst/div_out_2_reg_1__0_ | D v          | DFQD1    | 0.000 |   0.501 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__1_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__1_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.502
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.438 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.509 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.525 | 
     | normalizer_inst/FE_OCPC3855_sum_6   | I v -> Z v   | CKBD6    | 0.036 |   0.281 |    0.561 | 
     | normalizer_inst/FE_OFC2448_sum_6    | I v -> Z v   | CKBD6    | 0.083 |   0.364 |    0.644 | 
     | normalizer_inst/U9589               | A2 v -> ZN ^ | NR2XD3   | 0.043 |   0.407 |    0.687 | 
     | normalizer_inst/U3210               | A2 ^ -> ZN v | NR2D2    | 0.008 |   0.415 |    0.695 | 
     | normalizer_inst/U11014              | I v -> ZN ^  | CKND2    | 0.007 |   0.422 |    0.702 | 
     | normalizer_inst/FE_RC_2479_0        | A2 ^ -> ZN v | OAI21D2  | 0.014 |   0.436 |    0.716 | 
     | normalizer_inst/U11013              | A2 v -> ZN ^ | ND2D2    | 0.011 |   0.447 |    0.727 | 
     | normalizer_inst/U11012              | A1 ^ -> ZN v | ND2D2    | 0.010 |   0.457 |    0.737 | 
     | normalizer_inst/U11394              | A2 v -> ZN ^ | ND2D2    | 0.012 |   0.469 |    0.749 | 
     | normalizer_inst/U11509              | A2 ^ -> ZN v | ND2D3    | 0.014 |   0.482 |    0.763 | 
     | normalizer_inst/FE_OCPC4502_n15552  | I v -> Z v   | CKBD1    | 0.020 |   0.502 |    0.782 | 
     | normalizer_inst/div_out_2_reg_1__1_ | D v          | DFQD1    | 0.000 |   0.502 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_4_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.479
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.554 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.653 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.759 | 
     | normalizer_inst/psum_norm_2_reg_4_ | SA v        | DFXQD1 | 0.000 |   0.479 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_8_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.479
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.554 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.653 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.759 | 
     | normalizer_inst/psum_norm_1_reg_8_ | SA v        | DFXQD1 | 0.000 |   0.479 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_5_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.479
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.554 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.653 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.759 | 
     | normalizer_inst/psum_norm_2_reg_5_ | SA v        | DFXQD1 | 0.000 |   0.479 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_3_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.480
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.553 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.652 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.758 | 
     | normalizer_inst/psum_norm_2_reg_3_ | SA v        | DFXQD1 | 0.001 |   0.480 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_2_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.480
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.553 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.652 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.758 | 
     | normalizer_inst/psum_norm_2_reg_2_ | SA v        | DFXQD1 | 0.001 |   0.480 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_1_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.480
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.553 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.652 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.758 | 
     | normalizer_inst/psum_norm_2_reg_1_ | SA v        | DFXQD1 | 0.001 |   0.480 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_0_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.480
  Slack Time                   -0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.553 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.652 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.758 | 
     | normalizer_inst/psum_norm_2_reg_0_ | SA v        | DFXQD1 | 0.001 |   0.480 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__2_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.506
  Slack Time                   -0.277
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.434 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.505 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.521 | 
     | normalizer_inst/FE_OCPC3855_sum_6   | I v -> Z v   | CKBD6    | 0.036 |   0.281 |    0.558 | 
     | normalizer_inst/FE_OFC2448_sum_6    | I v -> Z v   | CKBD6    | 0.083 |   0.364 |    0.641 | 
     | normalizer_inst/FE_RC_1234_0        | B2 v -> ZN ^ | OAI22D2  | 0.070 |   0.434 |    0.711 | 
     | normalizer_inst/U11418              | A2 ^ -> ZN v | NR3D2    | 0.015 |   0.449 |    0.725 | 
     | normalizer_inst/FE_RC_53_0          | A1 v -> ZN ^ | OAI21D4  | 0.020 |   0.468 |    0.745 | 
     | normalizer_inst/U10331              | A1 ^ -> ZN v | CKND2D8  | 0.016 |   0.484 |    0.761 | 
     | normalizer_inst/FE_OCPC5385_n15547  | I v -> Z v   | CKBD1    | 0.021 |   0.506 |    0.782 | 
     | normalizer_inst/div_out_2_reg_1__2_ | D v          | DFQD1    | 0.000 |   0.506 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__4_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__4_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.763
  Arrival Time                  0.488
  Slack Time                   -0.275
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.433 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.497 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.511 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.256 |    0.531 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.585 | 
     | normalizer_inst/U9181               | A2 v -> ZN ^ | ND2D3    | 0.032 |   0.341 |    0.617 | 
     | normalizer_inst/U12093              | A1 ^ -> ZN v | CKND2D3  | 0.011 |   0.352 |    0.628 | 
     | normalizer_inst/U6377               | I v -> ZN ^  | CKND4    | 0.010 |   0.362 |    0.638 | 
     | normalizer_inst/U9192_dup           | A2 ^ -> ZN v | CKND2D2  | 0.011 |   0.374 |    0.649 | 
     | normalizer_inst/U2770               | A2 v -> ZN ^ | ND2D3    | 0.012 |   0.386 |    0.662 | 
     | normalizer_inst/U2956               | A1 ^ -> ZN v | CKND2D4  | 0.012 |   0.398 |    0.674 | 
     | normalizer_inst/U9289               | A1 v -> ZN ^ | CKND2D8  | 0.017 |   0.416 |    0.691 | 
     | normalizer_inst/FE_OCPC4460_n15560  | I ^ -> Z ^   | CKBD1    | 0.022 |   0.438 |    0.713 | 
     | normalizer_inst/U3916               | A1 ^ -> ZN v | ND2D3    | 0.015 |   0.452 |    0.728 | 
     | normalizer_inst/U9996               | A1 v -> ZN ^ | CKND2D0  | 0.035 |   0.488 |    0.763 | 
     | normalizer_inst/div_out_2_reg_0__4_ | D ^          | DFQD1    | 0.000 |   0.488 |    0.763 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__5_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.781
  Arrival Time                  0.507
  Slack Time                   -0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.431 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.502 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.519 | 
     | normalizer_inst/FE_OCPC3855_sum_6   | I v -> Z v   | CKBD6    | 0.036 |   0.281 |    0.555 | 
     | normalizer_inst/FE_OFC2448_sum_6    | I v -> Z v   | CKBD6    | 0.083 |   0.364 |    0.638 | 
     | normalizer_inst/U8433               | A2 v -> ZN ^ | ND2D2    | 0.058 |   0.422 |    0.696 | 
     | normalizer_inst/U2388               | A1 ^ -> ZN v | OAI21D4  | 0.012 |   0.434 |    0.708 | 
     | normalizer_inst/U2387               | A2 v -> ZN ^ | NR2XD2   | 0.018 |   0.452 |    0.726 | 
     | normalizer_inst/U7680               | A1 ^ -> ZN v | CKND2D8  | 0.015 |   0.467 |    0.741 | 
     | normalizer_inst/U2112               | A1 v -> ZN ^ | ND2D3    | 0.016 |   0.484 |    0.758 | 
     | normalizer_inst/U10222_dup          | A1 ^ -> ZN v | ND2D4    | 0.023 |   0.507 |    0.780 | 
     | normalizer_inst/div_out_2_reg_1__5_ | D v          | DFQD1    | 0.000 |   0.507 |    0.781 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__6_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__6_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_0__4_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.770
  Arrival Time                  0.507
  Slack Time                   -0.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_0__4_  | CP ^         |          |       |   0.110 |    0.374 | 
     | normalizer_inst/div_in_2_reg_0__4_  | CP ^ -> Q v  | DFQD4    | 0.073 |   0.183 |    0.446 | 
     | normalizer_inst/U12314              | A2 v -> ZN ^ | ND2D8    | 0.024 |   0.207 |    0.470 | 
     | normalizer_inst/U1552               | A2 ^ -> ZN v | ND2D1    | 0.020 |   0.226 |    0.490 | 
     | normalizer_inst/U12436              | A1 v -> ZN ^ | ND2D1    | 0.022 |   0.248 |    0.511 | 
     | normalizer_inst/FE_RC_2682_0        | A2 ^ -> ZN v | OAI21D1  | 0.026 |   0.274 |    0.537 | 
     | normalizer_inst/FE_RC_136_0         | A2 v -> ZN ^ | OAI22D4  | 0.023 |   0.297 |    0.560 | 
     | normalizer_inst/U2873               | A2 ^ -> ZN v | NR2XD4   | 0.021 |   0.318 |    0.581 | 
     | normalizer_inst/U9070               | A1 v -> ZN ^ | ND2D8    | 0.021 |   0.339 |    0.602 | 
     | normalizer_inst/U2386               | A1 ^ -> ZN v | NR2D8    | 0.011 |   0.350 |    0.613 | 
     | normalizer_inst/FE_RC_59_0          | A2 v -> ZN ^ | OAI21D4  | 0.015 |   0.364 |    0.628 | 
     | normalizer_inst/U8664               | A1 ^ -> ZN v | CKND2D2  | 0.012 |   0.376 |    0.640 | 
     | normalizer_inst/U8467               | C v -> ZN ^  | OAI211D4 | 0.019 |   0.395 |    0.659 | 
     | normalizer_inst/U2131               | A1 ^ -> ZN v | ND2D8    | 0.022 |   0.417 |    0.680 | 
     | normalizer_inst/FE_RC_1321_0        | A1 v -> ZN ^ | ND3D8    | 0.018 |   0.435 |    0.698 | 
     | normalizer_inst/FE_OFC647_n1481     | I ^ -> ZN v  | INVD6    | 0.012 |   0.447 |    0.710 | 
     | normalizer_inst/U9022               | A1 v -> ZN ^ | OAI21D0  | 0.023 |   0.469 |    0.733 | 
     | normalizer_inst/U5436               | A1 ^ -> ZN v | ND2D0    | 0.038 |   0.507 |    0.770 | 
     | normalizer_inst/div_out_2_reg_0__6_ | D v          | DFQD1    | 0.000 |   0.507 |    0.770 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__3_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.775
  Arrival Time                  0.527
  Slack Time                   -0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                             |              |          |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_                  | CP ^         |          |       |   0.158 |    0.405 | 
     | normalizer_inst/sum_reg_4_                  | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.469 | 
     | normalizer_inst/FE_OCPC3276_sum_4           | I v -> ZN ^  | INVD12   | 0.014 |   0.236 |    0.483 | 
     | normalizer_inst/FE_OCPC3280_sum_4           | I ^ -> ZN v  | CKND6    | 0.020 |   0.256 |    0.503 | 
     | normalizer_inst/FE_OFC2136_sum_4            | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.557 | 
     | normalizer_inst/U9181                       | A2 v -> ZN ^ | ND2D3    | 0.032 |   0.341 |    0.589 | 
     | normalizer_inst/U12093                      | A1 ^ -> ZN v | CKND2D3  | 0.011 |   0.352 |    0.600 | 
     | normalizer_inst/U6377                       | I v -> ZN ^  | CKND4    | 0.010 |   0.362 |    0.610 | 
     | normalizer_inst/U9192_dup                   | A2 ^ -> ZN v | CKND2D2  | 0.011 |   0.374 |    0.621 | 
     | normalizer_inst/U2770                       | A2 v -> ZN ^ | ND2D3    | 0.012 |   0.386 |    0.634 | 
     | normalizer_inst/U2956                       | A1 ^ -> ZN v | CKND2D4  | 0.012 |   0.398 |    0.646 | 
     | normalizer_inst/U9289                       | A1 v -> ZN ^ | CKND2D8  | 0.017 |   0.416 |    0.663 | 
     | normalizer_inst/U2882                       | A2 ^ -> ZN v | ND3D4    | 0.018 |   0.433 |    0.681 | 
     | normalizer_inst/U2870                       | A1 v -> ZN ^ | CKND2D4  | 0.013 |   0.446 |    0.694 | 
     | normalizer_inst/U2965                       | A1 ^ -> ZN v | ND2D4    | 0.012 |   0.458 |    0.706 | 
     | normalizer_inst/U2736                       | A1 v -> ZN ^ | ND2D4    | 0.027 |   0.485 |    0.733 | 
     | normalizer_inst/FE_DBTC88_n8318             | I ^ -> ZN v  | CKND2    | 0.017 |   0.502 |    0.749 | 
     | normalizer_inst/FE_OCPC5373_FE_DBTN88_n8318 | I v -> Z v   | CKBD0    | 0.025 |   0.527 |    0.775 | 
     | normalizer_inst/div_out_2_reg_0__3_         | D v          | DFQD1    | 0.000 |   0.527 |    0.775 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__5_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__5_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.535
  Slack Time                   -0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.404 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.475 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.492 | 
     | normalizer_inst/FE_OCPC3855_sum_6   | I v -> Z v   | CKBD6    | 0.036 |   0.281 |    0.528 | 
     | normalizer_inst/FE_OFC2448_sum_6    | I v -> Z v   | CKBD6    | 0.083 |   0.364 |    0.611 | 
     | normalizer_inst/U7858               | A2 v -> ZN ^ | CKND2D2  | 0.061 |   0.425 |    0.672 | 
     | normalizer_inst/U7857               | A2 ^ -> ZN v | OAI21D4  | 0.018 |   0.443 |    0.690 | 
     | normalizer_inst/U2305               | A1 v -> ZN ^ | NR2XD1   | 0.018 |   0.461 |    0.708 | 
     | normalizer_inst/U5285               | A1 ^ -> ZN v | ND2D4    | 0.016 |   0.477 |    0.723 | 
     | normalizer_inst/U9475               | A1 v -> ZN ^ | ND3D8    | 0.012 |   0.488 |    0.735 | 
     | normalizer_inst/U4548               | A1 ^ -> ZN v | ND2D8    | 0.018 |   0.506 |    0.753 | 
     | normalizer_inst/FE_OFC332_n15548    | I v -> Z v   | CKBD0    | 0.029 |   0.535 |    0.782 | 
     | normalizer_inst/div_out_1_reg_0__5_ | D v          | DFQD1    | 0.000 |   0.535 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__7_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_5_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.771
  Arrival Time                  0.526
  Slack Time                   -0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_5_          | CP ^         |          |       |   0.158 |    0.403 | 
     | normalizer_inst/sum_reg_5_          | CP ^ -> Q ^  | DFKCNQD4 | 0.062 |   0.220 |    0.466 | 
     | normalizer_inst/FE_OCPC3859_sum_5   | I ^ -> ZN v  | INVD8    | 0.012 |   0.232 |    0.478 | 
     | normalizer_inst/FE_OCPC3865_sum_5   | I v -> ZN ^  | CKND16   | 0.015 |   0.247 |    0.493 | 
     | normalizer_inst/FE_OCPC3938_sum_5   | I ^ -> Z ^   | CKBD0    | 0.022 |   0.270 |    0.515 | 
     | normalizer_inst/FE_OCPC3634_sum_5   | I ^ -> Z ^   | BUFFD3   | 0.033 |   0.303 |    0.548 | 
     | normalizer_inst/FE_OCPC3637_sum_5   | I ^ -> ZN v  | CKND6    | 0.037 |   0.340 |    0.585 | 
     | normalizer_inst/U1147               | A2 v -> ZN ^ | ND2D4    | 0.029 |   0.369 |    0.614 | 
     | normalizer_inst/FE_RC_59_0          | A1 ^ -> ZN v | OAI21D4  | 0.011 |   0.379 |    0.625 | 
     | normalizer_inst/U8664               | A1 v -> ZN ^ | CKND2D2  | 0.013 |   0.393 |    0.638 | 
     | normalizer_inst/U8467               | C ^ -> ZN v  | OAI211D4 | 0.024 |   0.416 |    0.662 | 
     | normalizer_inst/U2131               | A1 v -> ZN ^ | ND2D8    | 0.021 |   0.437 |    0.683 | 
     | normalizer_inst/U3449               | A1 ^ -> ZN v | CKND2D8  | 0.014 |   0.452 |    0.697 | 
     | normalizer_inst/FE_OCPC3745_n2306   | I v -> ZN ^  | CKND4    | 0.018 |   0.469 |    0.715 | 
     | normalizer_inst/FE_OCPC4915_n2306   | I ^ -> Z ^   | CKBD0    | 0.026 |   0.496 |    0.741 | 
     | normalizer_inst/U8838               | A2 ^ -> ZN v | NR2D0    | 0.030 |   0.526 |    0.771 | 
     | normalizer_inst/div_out_2_reg_0__7_ | D v          | DFQD1    | 0.000 |   0.526 |    0.771 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__8_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__8_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__4_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.766
  Arrival Time                  0.523
  Slack Time                   -0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^         |         |       |   0.110 |    0.354 | 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^ -> Q ^  | DFQD4   | 0.068 |   0.178 |    0.422 | 
     | normalizer_inst/U1581_dup           | A2 ^ -> ZN v | ND2D3   | 0.021 |   0.198 |    0.442 | 
     | normalizer_inst/FE_RC_1435_0        | A2 v -> ZN ^ | ND2D8   | 0.017 |   0.215 |    0.459 | 
     | normalizer_inst/U4980               | A1 ^ -> ZN v | XNR2D0  | 0.041 |   0.256 |    0.500 | 
     | normalizer_inst/U7698               | A2 v -> ZN ^ | ND2D2   | 0.018 |   0.274 |    0.518 | 
     | normalizer_inst/U3786               | A2 ^ -> Z ^  | AN2XD1  | 0.020 |   0.293 |    0.537 | 
     | normalizer_inst/U5648               | A1 ^ -> ZN v | CKND2D0 | 0.019 |   0.312 |    0.556 | 
     | normalizer_inst/U5632               | A1 v -> ZN ^ | NR2XD1  | 0.017 |   0.329 |    0.573 | 
     | normalizer_inst/FE_RC_1983_0        | A2 ^ -> Z ^  | AN2D4   | 0.032 |   0.361 |    0.605 | 
     | normalizer_inst/U4095               | A1 ^ -> ZN v | NR2D2   | 0.011 |   0.373 |    0.616 | 
     | normalizer_inst/U7630               | A2 v -> ZN ^ | ND2D3   | 0.011 |   0.383 |    0.627 | 
     | normalizer_inst/U904                | A1 ^ -> ZN v | CKND2D4 | 0.014 |   0.398 |    0.642 | 
     | normalizer_inst/U885                | A2 v -> ZN ^ | ND2D4   | 0.014 |   0.411 |    0.655 | 
     | normalizer_inst/U4273               | A1 ^ -> ZN v | CKND2D8 | 0.015 |   0.427 |    0.671 | 
     | normalizer_inst/FE_OCPC3455_n15543  | I v -> Z v   | CKBD4   | 0.024 |   0.451 |    0.695 | 
     | normalizer_inst/FE_OCPC4960_n15543  | I v -> Z v   | CKBD0   | 0.070 |   0.521 |    0.765 | 
     | normalizer_inst/div_out_1_reg_0__8_ | D v          | DFQD1   | 0.001 |   0.523 |    0.766 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__4_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.779
  Arrival Time                  0.551
  Slack Time                   -0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |          |       |   0.158 |    0.387 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q ^  | DFKCNQD1 | 0.067 |   0.226 |    0.454 | 
     | normalizer_inst/FE_OFC2462_sum_9    | I ^ -> Z ^   | CKBD12   | 0.033 |   0.258 |    0.487 | 
     | normalizer_inst/FE_OCPC3515_n14351  | I ^ -> Z ^   | BUFFD2   | 0.038 |   0.296 |    0.525 | 
     | normalizer_inst/FE_OCPC3800_n14351  | I ^ -> Z ^   | BUFFD2   | 0.045 |   0.342 |    0.570 | 
     | normalizer_inst/FE_OFC2463_sum_9    | I ^ -> Z ^   | BUFFD2   | 0.055 |   0.396 |    0.625 | 
     | normalizer_inst/U4405               | B1 ^ -> ZN v | IND2D1   | 0.027 |   0.423 |    0.651 | 
     | normalizer_inst/U8189               | A1 v -> ZN ^ | ND2D2    | 0.018 |   0.440 |    0.669 | 
     | normalizer_inst/U8188               | A2 ^ -> ZN v | NR2D3    | 0.010 |   0.451 |    0.679 | 
     | normalizer_inst/U10091              | B v -> ZN ^  | OAI21D4  | 0.014 |   0.465 |    0.693 | 
     | normalizer_inst/U9314               | A1 ^ -> ZN v | ND2D8    | 0.018 |   0.483 |    0.711 | 
     | normalizer_inst/U11527              | A2 v -> ZN ^ | ND2D8    | 0.015 |   0.498 |    0.726 | 
     | normalizer_inst/FE_OCPC4115_n7961   | I ^ -> Z ^   | CKBD0    | 0.022 |   0.520 |    0.748 | 
     | normalizer_inst/U4541               | A1 ^ -> ZN v | CKND2D0  | 0.031 |   0.551 |    0.779 | 
     | normalizer_inst/div_out_2_reg_1__4_ | D v          | DFQD1    | 0.000 |   0.551 |    0.779 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__7_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__4_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.775
  Arrival Time                  0.546
  Slack Time                   -0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^         |         |       |   0.110 |    0.338 | 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^ -> Q ^  | DFQD4   | 0.068 |   0.178 |    0.406 | 
     | normalizer_inst/U1581_dup           | A2 ^ -> ZN v | ND2D3   | 0.021 |   0.198 |    0.427 | 
     | normalizer_inst/FE_RC_1435_0        | A2 v -> ZN ^ | ND2D8   | 0.017 |   0.215 |    0.444 | 
     | normalizer_inst/U4980               | A1 ^ -> ZN ^ | XNR2D0  | 0.036 |   0.252 |    0.480 | 
     | normalizer_inst/U7698               | A2 ^ -> ZN v | ND2D2   | 0.018 |   0.269 |    0.498 | 
     | normalizer_inst/U10778              | A2 v -> ZN ^ | ND2D2   | 0.017 |   0.286 |    0.515 | 
     | normalizer_inst/U7018               | A2 ^ -> ZN v | NR2XD4  | 0.016 |   0.302 |    0.531 | 
     | normalizer_inst/U10640_dup          | A1 v -> ZN ^ | ND3D8   | 0.018 |   0.320 |    0.549 | 
     | normalizer_inst/U1060               | A1 ^ -> ZN v | ND2D0   | 0.025 |   0.346 |    0.574 | 
     | normalizer_inst/U6944               | I v -> ZN ^  | INVD1   | 0.012 |   0.358 |    0.586 | 
     | normalizer_inst/U7629               | A1 ^ -> ZN v | NR2D1   | 0.014 |   0.372 |    0.601 | 
     | normalizer_inst/U904                | A2 v -> ZN ^ | CKND2D4 | 0.019 |   0.392 |    0.620 | 
     | normalizer_inst/U885                | A2 ^ -> ZN v | ND2D4   | 0.013 |   0.405 |    0.633 | 
     | normalizer_inst/U4273               | A1 v -> ZN ^ | CKND2D8 | 0.017 |   0.422 |    0.650 | 
     | normalizer_inst/FE_OFC2920_n15543   | I ^ -> ZN v  | INVD8   | 0.017 |   0.439 |    0.668 | 
     | normalizer_inst/U10734              | A2 v -> ZN ^ | NR2D4   | 0.024 |   0.463 |    0.691 | 
     | normalizer_inst/FE_OCPC4262_n6857   | I ^ -> Z ^   | BUFFD0  | 0.024 |   0.487 |    0.715 | 
     | normalizer_inst/U4756               | A2 ^ -> ZN v | NR2XD0  | 0.058 |   0.545 |    0.773 | 
     | normalizer_inst/div_out_1_reg_0__7_ | D v          | DFQD1   | 0.002 |   0.546 |    0.775 | 
     +-------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__3_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_5_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.781
  Arrival Time                  0.566
  Slack Time                   -0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_5_          | CP ^         |          |       |   0.158 |    0.372 | 
     | normalizer_inst/sum_reg_5_          | CP ^ -> Q ^  | DFKCNQD4 | 0.062 |   0.220 |    0.435 | 
     | normalizer_inst/FE_OCPC3859_sum_5   | I ^ -> ZN v  | INVD8    | 0.012 |   0.232 |    0.447 | 
     | normalizer_inst/FE_OCPC3865_sum_5   | I v -> ZN ^  | CKND16   | 0.015 |   0.247 |    0.462 | 
     | normalizer_inst/U13589              | A2 ^ -> Z ^  | XOR2D0   | 0.036 |   0.283 |    0.498 | 
     | normalizer_inst/U11295              | A2 ^ -> Z ^  | XOR2D2   | 0.059 |   0.343 |    0.557 | 
     | normalizer_inst/FE_OFC909_n10225    | I ^ -> ZN v  | CKND16   | 0.031 |   0.373 |    0.588 | 
     | normalizer_inst/U3800               | A2 v -> ZN ^ | ND2D2    | 0.032 |   0.405 |    0.619 | 
     | normalizer_inst/U7771_dup           | A3 ^ -> ZN v | ND3D3    | 0.016 |   0.421 |    0.636 | 
     | normalizer_inst/U2176               | A1 v -> ZN ^ | CKND2D2  | 0.016 |   0.438 |    0.652 | 
     | normalizer_inst/U4557               | A2 ^ -> ZN v | ND2D4    | 0.017 |   0.455 |    0.669 | 
     | normalizer_inst/U5259               | A1 v -> ZN ^ | ND2D4    | 0.011 |   0.466 |    0.680 | 
     | normalizer_inst/U2193               | A1 ^ -> ZN v | ND2D4    | 0.013 |   0.479 |    0.694 | 
     | normalizer_inst/U11194              | A2 v -> ZN ^ | ND3D8    | 0.016 |   0.495 |    0.709 | 
     | normalizer_inst/U2537               | A1 ^ -> ZN v | ND2D4    | 0.014 |   0.509 |    0.724 | 
     | normalizer_inst/FE_OFC2925_n3281    | I v -> ZN ^  | CKND2    | 0.012 |   0.521 |    0.736 | 
     | normalizer_inst/U295                | A1 ^ -> ZN v | CKND2D4  | 0.012 |   0.533 |    0.747 | 
     | normalizer_inst/FE_OCPC5371_n15546  | I v -> Z v   | CKBD0    | 0.033 |   0.566 |    0.781 | 
     | normalizer_inst/div_out_1_reg_0__3_ | D v          | DFQD1    | 0.000 |   0.566 |    0.781 | 
     +--------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__4_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.780
  Arrival Time                  0.572
  Slack Time                   -0.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.365 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.436 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.453 | 
     | normalizer_inst/FE_OCPC3855_sum_6   | I v -> Z v   | CKBD6    | 0.036 |   0.281 |    0.489 | 
     | normalizer_inst/FE_OFC2448_sum_6    | I v -> Z v   | CKBD6    | 0.083 |   0.364 |    0.572 | 
     | normalizer_inst/U7858               | A2 v -> ZN ^ | CKND2D2  | 0.061 |   0.425 |    0.633 | 
     | normalizer_inst/U7857               | A2 ^ -> ZN v | OAI21D4  | 0.018 |   0.443 |    0.651 | 
     | normalizer_inst/U2305               | A1 v -> ZN ^ | NR2XD1   | 0.018 |   0.461 |    0.669 | 
     | normalizer_inst/U5285               | A1 ^ -> ZN v | ND2D4    | 0.016 |   0.477 |    0.684 | 
     | normalizer_inst/U9475               | A1 v -> ZN ^ | ND3D8    | 0.012 |   0.488 |    0.696 | 
     | normalizer_inst/U4548               | A1 ^ -> ZN v | ND2D8    | 0.018 |   0.506 |    0.714 | 
     | normalizer_inst/U8231               | A1 v -> ZN ^ | CKND2D3  | 0.018 |   0.524 |    0.732 | 
     | normalizer_inst/FE_OCPC4945_n3480   | I ^ -> Z ^   | CKBD0    | 0.022 |   0.546 |    0.754 | 
     | normalizer_inst/U4543               | A2 ^ -> ZN v | CKND2D0  | 0.026 |   0.572 |    0.780 | 
     | normalizer_inst/div_out_1_reg_0__4_ | D v          | DFQD1    | 0.000 |   0.572 |    0.780 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__6_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__6_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__4_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.770
  Arrival Time                  0.563
  Slack Time                   -0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^         |         |       |   0.110 |    0.317 | 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^ -> Q ^  | DFQD4   | 0.068 |   0.178 |    0.385 | 
     | normalizer_inst/U1581_dup           | A2 ^ -> ZN v | ND2D3   | 0.021 |   0.198 |    0.405 | 
     | normalizer_inst/FE_RC_1435_0        | A2 v -> ZN ^ | ND2D8   | 0.017 |   0.215 |    0.423 | 
     | normalizer_inst/U4980               | A1 ^ -> ZN v | XNR2D0  | 0.041 |   0.256 |    0.463 | 
     | normalizer_inst/U7698               | A2 v -> ZN ^ | ND2D2   | 0.018 |   0.274 |    0.481 | 
     | normalizer_inst/U3786               | A2 ^ -> Z ^  | AN2XD1  | 0.020 |   0.293 |    0.501 | 
     | normalizer_inst/U5648               | A1 ^ -> ZN v | CKND2D0 | 0.019 |   0.312 |    0.520 | 
     | normalizer_inst/U5632               | A1 v -> ZN ^ | NR2XD1  | 0.017 |   0.329 |    0.536 | 
     | normalizer_inst/FE_RC_1983_0        | A2 ^ -> Z ^  | AN2D4   | 0.032 |   0.361 |    0.568 | 
     | normalizer_inst/U4095               | A1 ^ -> ZN v | NR2D2   | 0.011 |   0.373 |    0.580 | 
     | normalizer_inst/U7630               | A2 v -> ZN ^ | ND2D3   | 0.011 |   0.383 |    0.590 | 
     | normalizer_inst/U904                | A1 ^ -> ZN v | CKND2D4 | 0.014 |   0.398 |    0.605 | 
     | normalizer_inst/U885                | A2 v -> ZN ^ | ND2D4   | 0.014 |   0.411 |    0.618 | 
     | normalizer_inst/U4273               | A1 ^ -> ZN v | CKND2D8 | 0.015 |   0.427 |    0.634 | 
     | normalizer_inst/FE_OFC2920_n15543   | I v -> ZN ^  | INVD8   | 0.024 |   0.451 |    0.658 | 
     | normalizer_inst/U6625               | A2 ^ -> ZN ^ | IOA21D0 | 0.110 |   0.561 |    0.768 | 
     | normalizer_inst/div_out_1_reg_0__6_ | D ^          | DFQD1   | 0.002 |   0.563 |    0.770 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__3_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.771
  Arrival Time                  0.612
  Slack Time                   -0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.316 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.387 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.404 | 
     | normalizer_inst/FE_RC_209_0         | A1 v -> ZN ^ | CKND2D2  | 0.022 |   0.267 |    0.426 | 
     | normalizer_inst/FE_RC_3281_0        | B ^ -> Z ^   | OA21D0   | 0.036 |   0.303 |    0.461 | 
     | normalizer_inst/U5049               | A1 ^ -> ZN ^ | XNR2D2   | 0.074 |   0.377 |    0.536 | 
     | normalizer_inst/U3889               | A2 ^ -> ZN v | ND2D3    | 0.025 |   0.402 |    0.561 | 
     | normalizer_inst/U5385               | I v -> ZN ^  | INVD3    | 0.011 |   0.413 |    0.572 | 
     | normalizer_inst/U6396               | A2 ^ -> ZN v | NR2D3    | 0.012 |   0.425 |    0.584 | 
     | normalizer_inst/FE_RC_3208_0        | A1 v -> Z v  | AN3D4    | 0.022 |   0.447 |    0.606 | 
     | normalizer_inst/U9953               | A2 v -> ZN ^ | ND2D4    | 0.013 |   0.460 |    0.619 | 
     | normalizer_inst/U4330               | A1 ^ -> ZN v | ND2D8    | 0.015 |   0.475 |    0.634 | 
     | normalizer_inst/U6185               | A1 v -> ZN ^ | ND3D8    | 0.013 |   0.488 |    0.647 | 
     | normalizer_inst/FE_OCPC3507_n3103   | I ^ -> ZN v  | INVD6    | 0.007 |   0.495 |    0.653 | 
     | normalizer_inst/U13821              | A2 v -> ZN ^ | NR2XD4   | 0.020 |   0.515 |    0.674 | 
     | normalizer_inst/U2384               | A1 ^ -> ZN v | CKND2D8  | 0.020 |   0.535 |    0.694 | 
     | normalizer_inst/FE_OCPC3818_n11277  | I v -> Z v   | BUFFD2   | 0.027 |   0.563 |    0.721 | 
     | normalizer_inst/FE_OCPC5032_n11277  | I v -> Z v   | BUFFD1   | 0.047 |   0.610 |    0.769 | 
     | normalizer_inst/div_out_2_reg_1__3_ | D v          | DFQD1    | 0.002 |   0.612 |    0.771 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin normalizer_inst/shift_reg_0__7__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__0_/D (v) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__0_/Q (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.223
  Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^        |        |       |   0.116 |    0.086 | 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^ -> Q v | DFQD4  | 0.068 |   0.184 |    0.153 | 
     | normalizer_inst/U15613             | A1 v -> Z v | AO22D0 | 0.039 |   0.223 |    0.193 | 
     | normalizer_inst/shift_reg_0__7__0_ | D v         | DFQD1  | 0.000 |   0.223 |    0.193 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin normalizer_inst/shift_reg_0__7__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.229
  Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^         |          |       |   0.116 |    0.081 | 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^ -> Q v  | DFQD4    | 0.066 |   0.182 |    0.147 | 
     | normalizer_inst/U5191               | I v -> ZN ^  | INVD2    | 0.016 |   0.198 |    0.163 | 
     | normalizer_inst/U4                  | A1 ^ -> ZN v | MOAI22D1 | 0.031 |   0.229 |    0.194 | 
     | normalizer_inst/shift_reg_0__7__10_ | D v          | DFQD1    | 0.000 |   0.229 |    0.194 | 
     +--------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin normalizer_inst/div_in_1_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_in_1_reg_0__0_/D (v) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__0_/Q (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.224
  Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^        |        |       |   0.116 |    0.078 | 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^ -> Q v | DFQD4  | 0.068 |   0.184 |    0.146 | 
     | normalizer_inst/FE_OCPC3442_N411   | I v -> Z v  | BUFFD2 | 0.038 |   0.221 |    0.184 | 
     | normalizer_inst/div_in_1_reg_0__0_ | D v         | DFQD1  | 0.003 |   0.224 |    0.187 | 
     +----------------------------------------------------------------------------------------+ 
Path 51: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_7_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.295
  Arrival Time                  0.335
  Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__7_ | CP ^        |        |       |   0.275 |    0.236 | 
     | normalizer_inst/div_out_2_reg_1__7_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.335 |    0.295 | 
     | normalizer_inst/psum_norm_2_reg_7_  | DA v        | DFXQD1 | 0.000 |   0.335 |    0.295 | 
     +-----------------------------------------------------------------------------------------+ 
Path 52: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.271
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.152 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.079 |   0.271 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.208
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.220
  Arrival Time                  0.263
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.154 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.263 |    0.220 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.220 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.249
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.132 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.249 |    0.206 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.206 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 55: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.249
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.132 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.249 |    0.206 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.206 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 56: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.274
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.194 |    0.151 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.274 |    0.230 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.274 |    0.230 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 57: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.276
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.213
     = Beginpoint Arrival Time       0.213
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.213 |    0.169 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.276 |    0.232 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.276 |    0.232 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 58: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.251
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.130 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.251 |    0.206 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.206 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 59: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.251
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.129 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.251 |    0.206 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.206 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin normalizer_inst/state_div_3_reg/CP 
Endpoint:   normalizer_inst/state_div_3_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_2_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.275
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.289
  Arrival Time                  0.335
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_2_reg | CP ^        |       |       |   0.275 |    0.229 | 
     | normalizer_inst/state_div_2_reg | CP ^ -> Q v | DFQD1 | 0.060 |   0.335 |    0.289 | 
     | normalizer_inst/state_div_3_reg | D v         | DFQD1 | 0.000 |   0.335 |    0.289 | 
     +------------------------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.253
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.130 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.253 |    0.207 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.253 |    0.207 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.252
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.129 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.252 |    0.205 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.206 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.252
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.128 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.252 |    0.205 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.205 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.253
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.129 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.253 |    0.206 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.253 |    0.207 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 65: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.273
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.170 |    0.165 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.242 |    0.238 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.259 |    0.255 | 
     | nst/mac_8in_instance/U265                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.277 |    0.273 | 
     | nst/mac_8in_instance/U270                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.277 |    0.273 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 253: MET Hold Check with Pin normalizer_inst/div_out_1_reg_1__10_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_2_/Q           (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.642
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.654
  Arrival Time                  0.659
  Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                             |              |          |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_2_                  | CP ^         |          |       |   0.340 |    0.335 | 
     | normalizer_inst/sum_reg_2_                  | CP ^ -> Q v  | DFKCNQD4 | 0.073 |   0.414 |    0.408 | 
     | normalizer_inst/FE_OCPC3088_sum_2           | I v -> Z v   | BUFFD12  | 0.035 |   0.448 |    0.443 | 
     | normalizer_inst/FE_OCPC3335_FE_DBTN19_sum_2 | I v -> Z v   | BUFFD12  | 0.029 |   0.477 |    0.472 | 
     | normalizer_inst/U12294                      | A3 v -> ZN ^ | ND3D1    | 0.018 |   0.496 |    0.491 | 
     | normalizer_inst/U14073                      | A1 ^ -> Z ^  | AN2D4    | 0.023 |   0.519 |    0.514 | 
     | normalizer_inst/U13481                      | A2 ^ -> ZN v | ND2D4    | 0.015 |   0.534 |    0.529 | 
     | normalizer_inst/U3175                       | A1 v -> ZN ^ | ND3D8    | 0.015 |   0.549 |    0.544 | 
     | normalizer_inst/FE_RC_313_0                 | A1 ^ -> ZN v | ND3D8    | 0.014 |   0.563 |    0.558 | 
     | normalizer_inst/U9357                       | A1 v -> ZN ^ | CKND2D8  | 0.015 |   0.578 |    0.573 | 
     | normalizer_inst/U10826                      | A1 ^ -> ZN v | ND2D8    | 0.027 |   0.605 |    0.600 | 
     | normalizer_inst/U8617                       | A2 v -> ZN ^ | ND2D4    | 0.029 |   0.634 |    0.629 | 
     | normalizer_inst/U8614                       | A2 ^ -> ZN v | ND2D3    | 0.025 |   0.659 |    0.654 | 
     | normalizer_inst/div_out_1_reg_1__10_        | D v          | DFQD1    | 0.000 |   0.659 |    0.654 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 254: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.277
  Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.172 |    0.125 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.238 |    0.192 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.255 |    0.208 | 
     | nst/mac_8in_instance/U286                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.273 |    0.226 | 
     | nst/mac_8in_instance/U268                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.273 |    0.226 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 66: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.258
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.148 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.258 |    0.211 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.258 |    0.211 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.276
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.148 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.081 |   0.276 |    0.229 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.276 |    0.229 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 68: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.255
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.128 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.254 |    0.207 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.207 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin normalizer_inst/norm_valid_reg/CP 
Endpoint:   normalizer_inst/norm_valid_reg/D  (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_3_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.275
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.289
  Arrival Time                  0.336
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_3_reg | CP ^        |       |       |   0.275 |    0.227 | 
     | normalizer_inst/state_div_3_reg | CP ^ -> Q v | DFQD1 | 0.062 |   0.336 |    0.289 | 
     | normalizer_inst/norm_valid_reg  | D v         | DFQD1 | 0.000 |   0.336 |    0.289 | 
     +------------------------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.273
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.158 | 
     | nst/key_q_reg_1_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.237 |    0.231 | 
     | nst/key_q_reg_1_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.019 |   0.257 |    0.251 | 
     | nst/mac_8in_instance/U295                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.021 |   0.277 |    0.271 | 
     | nst/mac_8in_instance/U297                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.277 |    0.271 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 255: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.315
  Arrival Time                  0.322
  Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.188 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.084 |   0.278 |    0.272 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.021 |   0.299 |    0.292 | 
     | nst/mac_8in_instance/U73                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.322 |    0.315 | 
     | nst/mac_8in_instance/U22                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.322 |    0.315 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 256: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.278
  Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.172 |    0.125 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.239 |    0.191 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.253 |    0.206 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.273 |    0.226 | 
     | nst/mac_8in_instance/U289                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.273 |    0.226 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin normalizer_inst/state_div_2_reg/CP 
Endpoint:   normalizer_inst/state_div_2_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_1_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.275
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.289
  Arrival Time                  0.337
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_1_reg | CP ^        |       |       |   0.275 |    0.227 | 
     | normalizer_inst/state_div_1_reg | CP ^ -> Q v | DFQD1 | 0.062 |   0.337 |    0.289 | 
     | normalizer_inst/state_div_2_reg | D v         | DFQD1 | 0.000 |   0.337 |    0.289 | 
     +------------------------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.255
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.127 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.254 |    0.206 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.255 |    0.206 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin normalizer_inst/AFIFO/genblk2_0__rd_ptr_
synchronizer/q_sync_regs_reg_1_/CP 
Endpoint:   normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchronizer/q_sync_regs_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchronizer/q_sync_regs_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.139
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.151
  Arrival Time                  0.200
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.139
     = Beginpoint Arrival Time       0.139
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^        |          |       |   0.139 |    0.091 | 
     | er/q_sync_regs_reg_0_                              |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^ -> Q v | DFKCNQD1 | 0.061 |   0.200 |    0.151 | 
     | er/q_sync_regs_reg_0_                              |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | D v         | DFKCNQD1 | 0.000 |   0.200 |    0.151 | 
     | er/q_sync_regs_reg_1_                              |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.254
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.127 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.253 |    0.205 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.205 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 75: MET Hold Check with Pin normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_
synchronizer/q_sync_regs_reg_1_/CP 
Endpoint:   normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/q_sync_
regs_reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/q_sync_
regs_reg_0_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.275
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.288
  Arrival Time                  0.336
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | CP ^        |          |       |   0.275 |    0.226 | 
     | ronizer/q_sync_regs_reg_0_                         |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.336 |    0.288 | 
     | ronizer/q_sync_regs_reg_0_                         |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | D v         | DFKCNQD1 | 0.000 |   0.336 |    0.288 | 
     | ronizer/q_sync_regs_reg_1_                         |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 76: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.254
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.126 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.253 |    0.205 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.254 |    0.205 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 77: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.274
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.157 | 
     | nst/key_q_reg_9_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.237 |    0.230 | 
     | nst/key_q_reg_9_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.019 |   0.257 |    0.249 | 
     | nst/mac_8in_instance/U291                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.021 |   0.278 |    0.271 | 
     | nst/mac_8in_instance/U293                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.278 |    0.271 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 257: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.318
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.331
  Arrival Time                  0.339
  Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.123 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.241 |    0.193 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.257 |    0.208 | 
     | nst/mac_8in_instance/U292                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.017 |   0.274 |    0.225 | 
     | nst/mac_8in_instance/U293                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.274 |    0.225 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.257
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.129 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.256 |    0.207 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.257 |    0.208 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.255
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.192 |    0.142 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.255 |    0.206 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.206 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.254
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.143 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.254 |    0.205 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.254 |    0.205 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.254
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.192 |    0.142 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.254 |    0.204 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.254 |    0.204 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.259
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.148 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.259 |    0.210 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.210 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.257
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.146 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.257 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.257
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.128 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.257 |    0.207 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.208 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.256
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.126 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.256 |    0.206 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.206 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.259
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.148 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.259 |    0.210 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.210 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 87: MET Clock Gating Hold Check with Pin gclk_inst1/U2/A2 
Endpoint:   gclk_inst1/U2/A1         (^) checked with trailing edge of 'clk1'
Beginpoint: gclk_inst1/gate_en_reg/Q (^) triggered by trailing edge of 'clk1'
Path Groups: {clock_gating_default}
Analysis View: BC_VIEW
Other End Arrival Time          0.523
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.523
  Arrival Time                  0.573
  Slack Time                    0.049
     Clock Fall Edge                 0.500
     + Clock Network Latency (Prop)  0.020
     = Beginpoint Arrival Time       0.520
     +---------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |  Cell | Delay | Arrival | Required | 
     |                        |             |       |       |  Time   |   Time   | 
     |------------------------+-------------+-------+-------+---------+----------| 
     | gclk_inst1/gate_en_reg | EN v        |       |       |   0.520 |    0.471 | 
     | gclk_inst1/gate_en_reg | EN v -> Q ^ | LNQD1 | 0.053 |   0.573 |    0.523 | 
     | gclk_inst1/U2          | A1 ^        | AN2D8 | 0.000 |   0.573 |    0.523 | 
     +---------------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.255
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.143 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.255 |    0.205 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.205 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.255
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.193 |    0.143 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.255 |    0.205 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.205 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.255
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.143 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.255 |    0.205 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.205 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.257
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.128 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.256 |    0.207 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.257 |    0.208 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.254
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.192 |    0.142 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.254 |    0.204 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.254 |    0.204 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.255
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.192 |    0.142 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.255 |    0.206 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.206 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.259
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.147 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.259 |    0.209 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.209 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.227
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.241
  Arrival Time                  0.290
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.187 |    0.138 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.251 |    0.202 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.275 |    0.225 | 
     | nst/mac_8in_instance/U32                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.290 |    0.241 | 
     | nst/mac_8in_instance/U33                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.290 |    0.241 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.259
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.147 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.259 |    0.210 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.210 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.261
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.199 |    0.149 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.261 |    0.211 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.211 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.261
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.199 |    0.149 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.261 |    0.211 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.211 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.261
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.148 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.261 |    0.211 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.211 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.256
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.126 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.256 |    0.206 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.206 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.260
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.139 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.260 |    0.210 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.210 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.259
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.146 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.259 |    0.209 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.209 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.277
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.214
     = Beginpoint Arrival Time       0.214
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.214 |    0.164 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.277 |    0.226 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.226 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.247
  Arrival Time                  0.297
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.234
     = Beginpoint Arrival Time       0.234
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.234 |    0.184 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.297 |    0.247 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.297 |    0.247 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.257
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.127 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.257 |    0.206 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.257 |    0.207 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.256
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.125 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.256 |    0.205 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.256 |    0.206 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.261
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.148 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.261 |    0.211 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.211 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 108: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.255
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.125 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.255 |    0.204 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.255 |    0.205 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.258
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.144 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.258 |    0.208 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.258 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 110: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.255
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.124 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.255 |    0.204 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.255 |    0.205 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 111: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.258
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.127 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.258 |    0.207 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.258 |    0.208 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 112: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.256
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.125 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.256 |    0.205 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.256 |    0.206 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 113: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.256
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.141 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.256 |    0.205 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.256 |    0.205 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.262
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.138 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.262 |    0.211 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.211 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.278
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.185 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.077 |   0.269 |    0.262 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.033 |   0.302 |    0.295 | 
     | nst/mac_8in_instance/U88                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.037 |   0.339 |    0.331 | 
     | nst/mac_8in_instance/U89                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.339 |    0.331 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 258: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.329
  Arrival Time                  0.336
  Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.173 |    0.121 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.241 |    0.190 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.259 |    0.207 | 
     | nst/mac_8in_instance/U283                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.278 |    0.227 | 
     | nst/mac_8in_instance/U284                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.278 |    0.227 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.284
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.169 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.284 |    0.233 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.284 |    0.233 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 117: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.260
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.138 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.260 |    0.209 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.209 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 118: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.276
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.199 |    0.191 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.080 |   0.279 |    0.272 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.037 |   0.316 |    0.309 | 
     | nst/mac_8in_instance/U60                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.336 |    0.329 | 
     | nst/mac_8in_instance/U61                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.336 |    0.329 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 259: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.307
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.320
  Arrival Time                  0.327
  Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.196 |    0.189 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.078 |   0.274 |    0.267 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.037 |   0.312 |    0.305 | 
     | nst/mac_8in_instance/U25                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.327 |    0.320 | 
     | nst/mac_8in_instance/U26                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.327 |    0.320 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 260: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.340
  Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.121 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.241 |    0.190 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.259 |    0.207 | 
     | nst/mac_8in_instance/U290                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.276 |    0.225 | 
     | nst/mac_8in_instance/U268                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.276 |    0.225 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.261
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.182 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.269 |    0.260 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v | AN4D0 | 0.033 |   0.302 |    0.293 | 
     | nst/mac_8in_instance/U55                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v | FA1D0 | 0.039 |   0.340 |    0.332 | 
     | nst/mac_8in_instance/intadd_126_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.340 |    0.332 | 
     | nst/product1_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 261: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.329
  Arrival Time                  0.338
  Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.199 |    0.190 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.076 |   0.275 |    0.266 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.043 |   0.318 |    0.309 | 
     | nst/mac_8in_instance/U14                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.338 |    0.329 | 
     | nst/mac_8in_instance/U29                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.338 |    0.329 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 262: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.274
  Arrival Time                  0.283
  Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.170 |    0.160 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.073 |   0.243 |    0.233 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.026 |   0.269 |    0.259 | 
     | nst/mac_8in_instance/U114                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.283 |    0.274 | 
     | nst/mac_8in_instance/U278                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.283 |    0.274 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 263: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.283
  Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.169 |    0.159 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.075 |   0.243 |    0.234 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.019 |   0.262 |    0.252 | 
     | nst/mac_8in_instance/U295                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.020 |   0.283 |    0.273 | 
     | nst/mac_8in_instance/U297                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.273 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 264: MET Hold Check with Pin normalizer_inst/div_out_1_reg_1__9_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_5_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.642
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.656
  Arrival Time                  0.666
  Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_5_                | CP ^         |          |       |   0.340 |    0.330 | 
     | normalizer_inst/sum_reg_5_                | CP ^ -> Q ^  | DFKCNQD4 | 0.065 |   0.405 |    0.395 | 
     | normalizer_inst/FE_OCPC3398_sum_5         | I ^ -> ZN v  | INVD12   | 0.013 |   0.418 |    0.407 | 
     | normalizer_inst/FE_OCPC3616_FE_OFN15777_n | I v -> ZN ^  | INVD12   | 0.018 |   0.436 |    0.425 | 
     | normalizer_inst/U12075_dup                | A1 ^ -> ZN v | ND2D2    | 0.013 |   0.449 |    0.438 | 
     | normalizer_inst/U12209                    | C v -> ZN ^  | OAI211D0 | 0.029 |   0.478 |    0.467 | 
     | normalizer_inst/U14385                    | A2 ^ -> ZN v | ND2D3    | 0.047 |   0.525 |    0.515 | 
     | normalizer_inst/U13038                    | A2 v -> ZN ^ | NR2D1    | 0.033 |   0.558 |    0.547 | 
     | normalizer_inst/U1383                     | A1 ^ -> ZN v | NR2D2    | 0.015 |   0.573 |    0.563 | 
     | normalizer_inst/U7105                     | A2 v -> ZN ^ | ND2D3    | 0.017 |   0.590 |    0.579 | 
     | normalizer_inst/U11281                    | A2 ^ -> ZN v | OAI21D4  | 0.017 |   0.607 |    0.597 | 
     | normalizer_inst/U4498_dup                 | A1 v -> ZN ^ | ND2D3    | 0.020 |   0.627 |    0.617 | 
     | normalizer_inst/U4479                     | A2 ^ -> Z ^  | AN2XD1   | 0.027 |   0.654 |    0.644 | 
     | normalizer_inst/U4883                     | A2 ^ -> ZN v | ND2D2    | 0.012 |   0.666 |    0.656 | 
     | normalizer_inst/div_out_1_reg_1__9_       | D v          | DFQD1    | 0.000 |   0.666 |    0.656 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 265: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.317
  Arrival Time                  0.328
  Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.195 |    0.184 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.080 |   0.275 |    0.264 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.038 |   0.313 |    0.302 | 
     | nst/mac_8in_instance/U30                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.328 |    0.317 | 
     | nst/mac_8in_instance/U31                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.328 |    0.317 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 266: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product4_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.318
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.343
  Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.181 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.079 |   0.272 |    0.260 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.033 |   0.305 |    0.293 | 
     | nst/mac_8in_instance/U132                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.038 |   0.343 |    0.332 | 
     | nst/mac_8in_instance/U133                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.343 |    0.332 | 
     | nst/product4_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 267: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.285
  Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.170 |    0.158 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.073 |   0.242 |    0.231 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.027 |   0.270 |    0.258 | 
     | nst/mac_8in_instance/U109                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.285 |    0.273 | 
     | nst/mac_8in_instance/U277                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.285 |    0.273 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 268: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.344
  Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.192 |    0.180 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.269 |    0.257 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A4 v -> Z v | AN4D0 | 0.038 |   0.307 |    0.295 | 
     | nst/mac_8in_instance/U48                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v | FA1D0 | 0.037 |   0.344 |    0.332 | 
     | nst/mac_8in_instance/intadd_127_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.344 |    0.332 | 
     | nst/product0_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 269: MET Hold Check with Pin normalizer_inst/div_out_2_reg_1__10_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_0_/Q           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.644
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.657
  Arrival Time                  0.670
  Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_0_           | CP ^         |          |       |   0.340 |    0.328 | 
     | normalizer_inst/sum_reg_0_           | CP ^ -> Q ^  | DFKCNQD4 | 0.068 |   0.408 |    0.396 | 
     | normalizer_inst/FE_OCPC3348_sum_0    | I ^ -> ZN v  | INVD16   | 0.014 |   0.422 |    0.410 | 
     | normalizer_inst/FE_OCPC3354_sum_0    | I v -> ZN ^  | CKND8    | 0.043 |   0.465 |    0.453 | 
     | normalizer_inst/U8246                | A2 ^ -> ZN v | ND2D4    | 0.024 |   0.489 |    0.477 | 
     | normalizer_inst/U5790                | A1 v -> ZN ^ | CKND2D0  | 0.023 |   0.512 |    0.500 | 
     | normalizer_inst/U5787                | A2 ^ -> ZN v | CKND2D2  | 0.015 |   0.527 |    0.515 | 
     | normalizer_inst/U2321                | A2 v -> ZN ^ | CKND2D2  | 0.017 |   0.544 |    0.532 | 
     | normalizer_inst/U10158               | A2 ^ -> ZN v | ND2D3    | 0.012 |   0.556 |    0.544 | 
     | normalizer_inst/U4070                | A1 v -> ZN ^ | ND2D4    | 0.013 |   0.569 |    0.557 | 
     | normalizer_inst/U3226                | A1 ^ -> ZN v | ND2D8    | 0.021 |   0.590 |    0.578 | 
     | normalizer_inst/U1349                | A2 v -> ZN ^ | ND2D4    | 0.022 |   0.612 |    0.600 | 
     | normalizer_inst/FE_PHC6653_n1553     | I ^ -> Z ^   | CKBD1    | 0.016 |   0.629 |    0.616 | 
     | normalizer_inst/FE_PHC5959_n1553     | I ^ -> Z ^   | CKBD0    | 0.024 |   0.653 |    0.640 | 
     | normalizer_inst/U8763                | A2 ^ -> ZN v | ND2D1    | 0.017 |   0.670 |    0.657 | 
     | normalizer_inst/div_out_2_reg_1__10_ | D v          | DFQD1    | 0.000 |   0.670 |    0.657 | 
     +---------------------------------------------------------------------------------------------+ 
Path 270: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.334
  Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.184 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.079 |   0.275 |    0.262 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.026 |   0.300 |    0.288 | 
     | nst/mac_8in_instance/U146                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> Z v   | OA31D0  | 0.033 |   0.334 |    0.321 | 
     | nst/mac_8in_instance/U147                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.334 |    0.321 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 271: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.285
  Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.138 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.261 |    0.210 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.210 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.261
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.196 |    0.144 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.261 |    0.209 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.209 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.261
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.146 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.261 |    0.210 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.210 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 122: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.259
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.126 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.259 |    0.207 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.207 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 123: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.260
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.144 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.260 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.260 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 124: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.258
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.124 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.257 |    0.206 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.206 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 125: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.258
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.126 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.258 |    0.206 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.258 |    0.207 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 126: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.261
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.145 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.261 |    0.209 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.209 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 127: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.275
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.144 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.275 |    0.223 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.224 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 128: MET Hold Check with Pin normalizer_inst/div_in_1_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_in_1_reg_1__0_/D (v) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__0_/Q (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.172
  Arrival Time                  0.224
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^        |        |       |   0.116 |    0.064 | 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^ -> Q v | DFQD4  | 0.068 |   0.184 |    0.132 | 
     | normalizer_inst/FE_OCPC3442_N411   | I v -> Z v  | BUFFD2 | 0.038 |   0.221 |    0.169 | 
     | normalizer_inst/div_in_1_reg_1__0_ | D v         | DFQD4  | 0.003 |   0.224 |    0.172 | 
     +----------------------------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.257
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.193 |    0.141 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.257 |    0.205 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.205 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 130: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.260
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.193 |    0.140 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.260 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.260 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 131: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.259
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.125 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.259 |    0.206 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.206 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 132: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.263
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.199 |    0.146 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.263 |    0.211 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.211 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 133: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.260
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.126 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.259 |    0.207 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.208 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 134: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.278
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.153 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.075 |   0.241 |    0.228 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.025 |   0.265 |    0.253 | 
     | nst/mac_8in_instance/U286                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.020 |   0.285 |    0.272 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.285 |    0.272 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 272: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.347
  Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.192 |    0.180 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.268 |    0.255 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A4 v -> Z v | AN4D0 | 0.038 |   0.306 |    0.293 | 
     | nst/mac_8in_instance/U63                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v | FA1D0 | 0.041 |   0.347 |    0.334 | 
     | nst/mac_8in_instance/intadd_125_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.347 |    0.334 | 
     | nst/product2_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 273: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.270
  Arrival Time                  0.284
  Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.151 | 
     | nst/key_q_reg_13_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.238 |    0.224 | 
     | nst/key_q_reg_13_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.022 |   0.260 |    0.246 | 
     | nst/mac_8in_instance/U289                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.024 |   0.284 |    0.270 | 
     | nst/mac_8in_instance/U268                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.284 |    0.270 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 274: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.270
  Arrival Time                  0.285
  Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.150 | 
     | nst/key_q_reg_5_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.075 |   0.239 |    0.224 | 
     | nst/key_q_reg_5_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.020 |   0.258 |    0.244 | 
     | nst/mac_8in_instance/U294                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.026 |   0.285 |    0.270 | 
     | nst/mac_8in_instance/U267                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.285 |    0.270 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 275: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.346
  Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.192 |    0.176 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.077 |   0.269 |    0.253 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.056 |   0.325 |    0.310 | 
     | nst/mac_8in_instance/U46                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.020 |   0.346 |    0.330 | 
     | nst/mac_8in_instance/U47                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.346 |    0.330 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 276: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.350
  Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.177 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.076 |   0.268 |    0.252 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.027 |   0.295 |    0.280 | 
     | nst/mac_8in_instance/U160                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v  | XOR3D1  | 0.055 |   0.350 |    0.334 | 
     | nst/mac_8in_instance/U316                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.350 |    0.334 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 277: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.318
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.331
  Arrival Time                  0.347
  Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.176 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.080 |   0.272 |    0.256 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.035 |   0.308 |    0.292 | 
     | nst/mac_8in_instance/U175                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.040 |   0.347 |    0.331 | 
     | nst/mac_8in_instance/U176                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.347 |    0.331 | 
     | nst/product1_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 278: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.289
  Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.148 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.074 |   0.239 |    0.222 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.027 |   0.266 |    0.249 | 
     | nst/mac_8in_instance/U281                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.023 |   0.289 |    0.272 | 
     | nst/mac_8in_instance/U283                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.289 |    0.272 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 279: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.351
  Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.176 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.074 |   0.266 |    0.249 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.030 |   0.296 |    0.280 | 
     | nst/mac_8in_instance/U146                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v  | XOR3D1  | 0.055 |   0.351 |    0.334 | 
     | nst/mac_8in_instance/U319                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.351 |    0.334 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 280: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.307
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.338
  Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.179 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.079 |   0.275 |    0.258 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.028 |   0.304 |    0.286 | 
     | nst/mac_8in_instance/U131                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> Z v   | OA31D0  | 0.034 |   0.338 |    0.321 | 
     | nst/mac_8in_instance/U132                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.338 |    0.321 | 
     | nst/product6_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 281: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.352
  Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.119 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.070 |   0.242 |    0.189 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.257 |    0.205 | 
     | nst/mac_8in_instance/U259                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.278 |    0.225 | 
     | nst/mac_8in_instance/U267                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.278 |    0.225 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 135: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.263
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.199 |    0.146 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.263 |    0.211 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.211 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 136: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.263
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.146 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.263 |    0.210 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.210 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 137: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.279
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.214
     = Beginpoint Arrival Time       0.214
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.214 |    0.161 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.279 |    0.226 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.279 |    0.226 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 138: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.258
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.123 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.257 |    0.205 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.205 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 139: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.260
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.142 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.260 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.260 |    0.208 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 140: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.144 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.261 |    0.209 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.209 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 141: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.263
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.136 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.263 |    0.210 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.210 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 142: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.258
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.193 |    0.141 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.258 |    0.206 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.258 |    0.206 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 143: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.257
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.192 |    0.139 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.257 |    0.204 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.204 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 144: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.262
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.136 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.262 |    0.209 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.209 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 145: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.262
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.144 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.262 |    0.209 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.262 |    0.209 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 146: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.260
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.143 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.260 |    0.208 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.260 |    0.208 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 147: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.278
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.172 |    0.119 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.241 |    0.189 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.022 |   0.264 |    0.211 | 
     | nst/mac_8in_instance/U95                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.278 |    0.225 | 
     | nst/mac_8in_instance/U276                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.278 |    0.225 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 148: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.257
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.192 |    0.139 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.257 |    0.204 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.204 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 149: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.258
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.193 |    0.140 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.258 |    0.205 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.258 |    0.205 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 150: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.247
  Arrival Time                  0.299
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.234
     = Beginpoint Arrival Time       0.234
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.234 |    0.181 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.299 |    0.247 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.299 |    0.247 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 151: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.257
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.133 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.071 |   0.257 |    0.204 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.204 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 152: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.260
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.125 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.259 |    0.206 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.260 |    0.207 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 153: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.143 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.261 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.208 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 154: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.136 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.261 |    0.208 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.208 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 155: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.298
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.167 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.077 |   0.298 |    0.245 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.298 |    0.245 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 156: MET Clock Gating Hold Check with Pin gclk_inst2/U2/A2 
Endpoint:   gclk_inst2/U2/A1         (^) checked with trailing edge of 'clk2'
Beginpoint: gclk_inst2/gate_en_reg/Q (^) triggered by trailing edge of 'clk2'
Path Groups: {clock_gating_default}
Analysis View: BC_VIEW
Other End Arrival Time          0.504
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.504
  Arrival Time                  0.557
  Slack Time                    0.053
     Clock Fall Edge                 0.500
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.504
     +---------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |  Cell | Delay | Arrival | Required | 
     |                        |             |       |       |  Time   |   Time   | 
     |------------------------+-------------+-------+-------+---------+----------| 
     | gclk_inst2/gate_en_reg | EN v        |       |       |   0.504 |    0.451 | 
     | gclk_inst2/gate_en_reg | EN v -> Q ^ | LNQD1 | 0.053 |   0.557 |    0.504 | 
     | gclk_inst2/U2          | A1 ^        | AN2D8 | 0.000 |   0.557 |    0.504 | 
     +---------------------------------------------------------------------------+ 
Path 157: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.198 |    0.145 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.261 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 158: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.298
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.167 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.298 |    0.244 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.298 |    0.245 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 159: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.142 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.261 |    0.208 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.208 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 160: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.174 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.084 |   0.275 |    0.258 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v | AN4D0 | 0.035 |   0.311 |    0.293 | 
     | nst/mac_8in_instance/U70                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v | FA1D0 | 0.041 |   0.352 |    0.334 | 
     | nst/mac_8in_instance/intadd_124_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.352 |    0.334 | 
     | nst/product3_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 282: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.290
  Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.134 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.261 |    0.208 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.208 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.279
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.165 |    0.147 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.074 |   0.239 |    0.221 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.032 |   0.271 |    0.253 | 
     | nst/mac_8in_instance/U116                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.290 |    0.272 | 
     | nst/mac_8in_instance/U272                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.290 |    0.272 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 283: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product0_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.349
  Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.192 |    0.173 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.270 |    0.251 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> Z v | AN4D0 | 0.038 |   0.308 |    0.289 | 
     | nst/mac_8in_instance/U68                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S v | FA1D0 | 0.041 |   0.349 |    0.330 | 
     | nst/mac_8in_instance/intadd_135_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.349 |    0.330 | 
     | nst/product0_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 284: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.349
  Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.215
     = Beginpoint Arrival Time       0.215
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.215 |    0.196 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.084 |   0.300 |    0.281 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/FE_PHC7797_inst_temp | I v -> Z v  | CKBD0    | 0.049 |   0.349 |    0.330 | 
     | _2                                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.349 |    0.330 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 285: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.328
  Arrival Time                  0.347
  Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.171 |    0.118 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.238 |    0.184 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.261 |    0.208 | 
     | nst/mac_8in_instance/U111                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.279 |    0.225 | 
     | nst/mac_8in_instance/U271                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.279 |    0.225 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.280
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.199 |    0.180 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.080 |   0.279 |    0.260 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.048 |   0.326 |    0.307 | 
     | nst/mac_8in_instance/U37                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.021 |   0.347 |    0.328 | 
     | nst/mac_8in_instance/U38                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.347 |    0.328 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 286: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.338
  Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.194 |    0.174 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.085 |   0.279 |    0.259 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.042 |   0.321 |    0.302 | 
     | nst/mac_8in_instance/FE_OFC737_q_temp_116          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.017 |   0.338 |    0.319 | 
     | nst/mac_8in_instance/U44                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.338 |    0.319 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 287: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.318
  Arrival Time                  0.337
  Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.175 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.075 |   0.271 |    0.251 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.031 |   0.301 |    0.282 | 
     | nst/mac_8in_instance/U174                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> Z v   | OA31D0  | 0.036 |   0.337 |    0.318 | 
     | nst/mac_8in_instance/U175                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.337 |    0.318 | 
     | nst/product1_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 288: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.291
  Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.165 |    0.144 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.075 |   0.240 |    0.220 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.032 |   0.272 |    0.251 | 
     | nst/mac_8in_instance/U95                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.291 |    0.271 | 
     | nst/mac_8in_instance/U276                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.291 |    0.271 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 289: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.307
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.341
  Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.195 |    0.174 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.076 |   0.272 |    0.250 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD0 | 0.053 |   0.325 |    0.303 | 
     | nst/mac_8in_instance/U39                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.341 |    0.319 | 
     | nst/mac_8in_instance/U40                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.341 |    0.319 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 290: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.328
  Arrival Time                  0.350
  Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.172 |    0.119 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.066 |   0.239 |    0.185 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.263 |    0.209 | 
     | nst/mac_8in_instance/U109                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.280 |    0.226 | 
     | nst/mac_8in_instance/U277                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.280 |    0.226 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 163: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.263
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.144 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.263 |    0.210 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.210 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.262
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.134 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.262 |    0.209 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.209 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.222
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.235
  Arrival Time                  0.289
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.193 |    0.171 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.089 |   0.281 |    0.259 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.048 |   0.330 |    0.308 | 
     | nst/mac_8in_instance/FE_OFC1078_q_temp_96          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.021 |   0.350 |    0.328 | 
     | nst/mac_8in_instance/U27                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.350 |    0.328 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 291: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.307
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.320
  Arrival Time                  0.342
  Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.188 |    0.134 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.252 |    0.198 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.020 |   0.272 |    0.219 | 
     | nst/mac_8in_instance/U34                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.289 |    0.235 | 
     | nst/mac_8in_instance/U23                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.289 |    0.235 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.261
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.174 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.269 |    0.247 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> Z v | AN4D0 | 0.035 |   0.304 |    0.282 | 
     | nst/mac_8in_instance/U58                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S v | FA1D0 | 0.038 |   0.342 |    0.320 | 
     | nst/mac_8in_instance/intadd_137_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.342 |    0.320 | 
     | nst/product6_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 292: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.295
  Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.142 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.069 |   0.234 |    0.212 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.027 |   0.262 |    0.239 | 
     | nst/mac_8in_instance/U265                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.034 |   0.295 |    0.273 | 
     | nst/mac_8in_instance/U239                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.295 |    0.273 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 293: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product0_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.318
  Arrival Time                  0.340
  Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.173 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.079 |   0.275 |    0.252 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.032 |   0.306 |    0.284 | 
     | nst/mac_8in_instance/U12                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> Z v   | OA31D0  | 0.034 |   0.340 |    0.318 | 
     | nst/mac_8in_instance/U189                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.340 |    0.318 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 294: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.355
  Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
=======
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.124 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.260 |    0.206 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.261 |    0.207 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.285
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.213
     = Beginpoint Arrival Time       0.213
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.213 |    0.160 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.285 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.285 |    0.231 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.280
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.172 |    0.118 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.066 |   0.238 |    0.185 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.027 |   0.265 |    0.212 | 
     | nst/mac_8in_instance/U91                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.280 |    0.226 | 
     | nst/mac_8in_instance/U273                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.280 |    0.226 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.285
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.219 |    0.165 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.285 |    0.231 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.285 |    0.231 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.259
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.137 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.069 |   0.259 |    0.206 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.206 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 171: MET Hold Check with Pin normalizer_inst/div_sel_2_reg/CP 
Endpoint:   normalizer_inst/div_sel_2_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/div_sel_1_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.273
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.286
  Arrival Time                  0.340
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.273
     = Beginpoint Arrival Time       0.273
     +----------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell | Delay | Arrival | Required | 
     |                               |             |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/div_sel_1_reg | CP ^        |       |       |   0.273 |    0.219 | 
     | normalizer_inst/div_sel_1_reg | CP ^ -> Q v | DFQD1 | 0.067 |   0.340 |    0.286 | 
     | normalizer_inst/div_sel_2_reg | D v         | DFQD1 | 0.000 |   0.340 |    0.286 | 
     +----------------------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.262
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.133 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.261 |    0.208 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.208 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.285
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.213
     = Beginpoint Arrival Time       0.213
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.213 |    0.160 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.285 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.285 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 174: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.257
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.132 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.071 |   0.257 |    0.203 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.203 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 175: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.262
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.141 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.262 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.262 |    0.208 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 176: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.263
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.135 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.263 |    0.209 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.209 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 177: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.281
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.169 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.085 |   0.278 |    0.254 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.038 |   0.315 |    0.292 | 
     | nst/mac_8in_instance/U117                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.040 |   0.355 |    0.332 | 
     | nst/mac_8in_instance/U118                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.355 |    0.332 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 295: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.295
  Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.164 |    0.140 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.078 |   0.242 |    0.218 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.036 |   0.278 |    0.254 | 
     | nst/mac_8in_instance/U258                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.295 |    0.271 | 
     | nst/mac_8in_instance/U273                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.295 |    0.271 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 296: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.295
  Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.167 |    0.143 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.075 |   0.242 |    0.217 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.026 |   0.267 |    0.243 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.027 |   0.295 |    0.271 | 
     | nst/mac_8in_instance/U289                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.295 |    0.271 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 297: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.345
  Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.172 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.079 |   0.275 |    0.251 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.035 |   0.310 |    0.286 | 
     | nst/mac_8in_instance/U160                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> Z v   | OA31D0  | 0.035 |   0.345 |    0.321 | 
     | nst/mac_8in_instance/U161                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.345 |    0.321 | 
     | nst/product4_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 298: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.316
  Arrival Time                  0.341
  Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.173 |    0.119 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.240 |    0.186 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.019 |   0.260 |    0.206 | 
     | nst/mac_8in_instance/U281                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.281 |    0.227 | 
     | nst/mac_8in_instance/U267                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.281 |    0.227 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 178: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.259
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.137 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.069 |   0.259 |    0.205 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.205 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 179: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.287
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.166 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.287 |    0.233 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.287 |    0.233 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 180: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.259
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.138 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.259 |    0.205 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.205 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 181: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.300
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.233
     = Beginpoint Arrival Time       0.233
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.233 |    0.179 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.300 |    0.246 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.300 |    0.246 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 182: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.259
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.138 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.259 |    0.204 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.204 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 183: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.262
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.132 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.262 |    0.207 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.207 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 184: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.261
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.123 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.260 |    0.206 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.261 |    0.206 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.286
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.219 |    0.165 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.286 |    0.231 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.286 |    0.231 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 186: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.300
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.234
     = Beginpoint Arrival Time       0.234
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.234 |    0.179 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.300 |    0.246 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.300 |    0.246 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 187: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.262
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.132 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.262 |    0.207 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.207 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 188: MET Hold Check with Pin normalizer_inst/div_in_1_reg_1__6_/CP 
Endpoint:   normalizer_inst/div_in_1_reg_1__6_/D  (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__10_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.237
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^         |          |       |   0.116 |    0.061 | 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^ -> Q ^  | DFQD4    | 0.061 |   0.177 |    0.123 | 
     | normalizer_inst/U15470              | A2 ^ -> ZN v | ND2D1    | 0.017 |   0.195 |    0.140 | 
     | normalizer_inst/U5129               | A1 v -> Z v  | CKXOR2D4 | 0.038 |   0.232 |    0.178 | 
     | normalizer_inst/div_in_1_reg_1__6_  | D v          | DFQD1    | 0.004 |   0.237 |    0.182 | 
     +--------------------------------------------------------------------------------------------+ 
Path 189: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.261
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.132 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.261 |    0.206 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.206 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 190: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.258
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.131 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.258 |    0.203 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.203 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 191: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.258
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.130 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.258 |    0.203 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.258 |    0.203 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 192: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.265
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.143 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.265 |    0.210 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.265 |    0.210 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 193: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.300
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.234
     = Beginpoint Arrival Time       0.234
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.234 |    0.179 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.300 |    0.245 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.300 |    0.245 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 194: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.282
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.194 |    0.170 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.084 |   0.278 |    0.254 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.046 |   0.324 |    0.300 | 
     | nst/FE_OFC778_q_temp_136                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.017 |   0.341 |    0.316 | 
     | nst/mac_8in_instance/U34                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.341 |    0.316 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 299: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.346
  Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.172 |    0.117 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.066 |   0.239 |    0.183 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.029 |   0.267 |    0.212 | 
     | nst/mac_8in_instance/U96                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.282 |    0.227 | 
     | nst/mac_8in_instance/U274                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.282 |    0.227 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 195: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.262
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.133 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.262 |    0.207 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.207 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 196: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.258
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.130 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.258 |    0.203 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.203 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 197: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.221
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.288
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.165 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.288 |    0.233 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.288 |    0.233 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 198: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.282
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.219 |    0.163 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.282 |    0.226 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.282 |    0.226 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 199: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.771
  Arrival Time                  0.827
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__7_ | CP ^        |        |       |   0.767 |    0.711 | 
     | normalizer_inst/div_out_1_reg_0__7_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.827 |    0.771 | 
     | normalizer_inst/psum_norm_1_reg_7_  | DB v        | DFXQD1 | 0.000 |   0.827 |    0.771 | 
     +-----------------------------------------------------------------------------------------+ 
Path 200: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.258
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.172 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.273 |    0.248 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> Z v | AN4D0 | 0.036 |   0.308 |    0.284 | 
     | nst/mac_8in_instance/U62                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S v | FA1D0 | 0.038 |   0.346 |    0.321 | 
     | nst/mac_8in_instance/intadd_138_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.346 |    0.321 | 
     | nst/product5_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 300: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.318
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.357
  Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.129 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.258 |    0.202 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.202 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 201: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.259
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.119 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.259 |    0.203 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.259 |    0.203 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 202: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.258
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.130 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.258 |    0.202 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.202 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 203: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.231
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.244
  Arrival Time                  0.300
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.168 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.077 |   0.269 |    0.245 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.033 |   0.302 |    0.277 | 
     | nst/mac_8in_instance/U88                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v  | XOR3D1  | 0.054 |   0.357 |    0.332 | 
     | nst/mac_8in_instance/U327                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.357 |    0.332 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 301: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.317
  Arrival Time                  0.342
  Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.195 |    0.139 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.265 |    0.209 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.281 |    0.225 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.300 |    0.244 | 
     | nst/mac_8in_instance/U51                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.300 |    0.244 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 204: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.289
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.165 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.289 |    0.233 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.289 |    0.233 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 205: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.262
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.170 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.267 |    0.243 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> Z v | AN4D0 | 0.034 |   0.302 |    0.277 | 
     | nst/mac_8in_instance/U65                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S v | FA1D0 | 0.040 |   0.342 |    0.317 | 
     | nst/mac_8in_instance/intadd_142_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.342 |    0.317 | 
     | nst/product1_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 302: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product7_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.317
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.355
  Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.131 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.261 |    0.206 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.206 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 206: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.249
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.116 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.248 |    0.192 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.249 |    0.193 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 207: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.259
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.194 |    0.169 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.247 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> Z v | AN4D0 | 0.040 |   0.311 |    0.286 | 
     | nst/mac_8in_instance/U71                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S v | FA1D0 | 0.043 |   0.355 |    0.330 | 
     | nst/mac_8in_instance/intadd_128_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.355 |    0.330 | 
     | nst/product7_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 303: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.318
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.355
  Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.193 |    0.167 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.083 |   0.275 |    0.250 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.032 |   0.308 |    0.282 | 
     | nst/mac_8in_instance/U103                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.047 |   0.355 |    0.330 | 
     | nst/mac_8in_instance/U104                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.355 |    0.330 | 
     | nst/product6_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 304: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.299
  Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.119 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.259 |    0.203 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.259 |    0.203 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 208: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.264
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.139 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.264 |    0.208 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.264 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 209: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.224
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |        |       |   0.155 |    0.098 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.057 |   0.212 |    0.156 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B1 ^ -> ZN v | INR2D0 | 0.012 |   0.224 |    0.168 | 
     | nst/U55                                            |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1  | 0.000 |   0.224 |    0.168 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 210: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.240
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.171 |    0.114 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.058 |   0.229 |    0.172 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.012 |   0.240 |    0.184 | 
     | nst/U29                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.240 |    0.184 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 211: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.282
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.140 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.072 |   0.237 |    0.212 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.028 |   0.266 |    0.240 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.033 |   0.299 |    0.273 | 
     | nst/mac_8in_instance/U224                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.299 |    0.273 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 305: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.318
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.358
  Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.167 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.079 |   0.271 |    0.246 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.033 |   0.305 |    0.279 | 
     | nst/mac_8in_instance/U132                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.053 |   0.358 |    0.332 | 
     | nst/mac_8in_instance/U321                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.358 |    0.332 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 306: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.347
  Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.169 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.272 |    0.245 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> Z v | AN4D0 | 0.034 |   0.305 |    0.279 | 
     | nst/mac_8in_instance/U67                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S v | FA1D0 | 0.042 |   0.347 |    0.321 | 
     | nst/mac_8in_instance/intadd_139_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.347 |    0.321 | 
     | nst/product4_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 307: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.317
  Arrival Time                  0.344
  Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.168 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.270 |    0.243 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> Z v | AN4D0 | 0.034 |   0.303 |    0.277 | 
     | nst/mac_8in_instance/U54                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S v | FA1D0 | 0.041 |   0.344 |    0.317 | 
     | nst/mac_8in_instance/intadd_136_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.344 |    0.317 | 
     | nst/product7_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 308: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.307
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.320
  Arrival Time                  0.347
  Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.115 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.244 |    0.188 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.262 |    0.206 | 
     | nst/mac_8in_instance/U296                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.282 |    0.225 | 
     | nst/mac_8in_instance/U297                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.225 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 212: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.247
  Arrival Time                  0.303
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.194 |    0.138 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.263 |    0.206 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD0 | 0.022 |   0.285 |    0.228 | 
     | nst/mac_8in_instance/U37                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.303 |    0.247 | 
     | nst/mac_8in_instance/U38                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.303 |    0.247 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 213: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.302
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.233
     = Beginpoint Arrival Time       0.233
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.233 |    0.177 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.302 |    0.246 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.302 |    0.246 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 214: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.266
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |        |       |   0.197 |    0.140 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.056 |   0.253 |    0.197 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B1 ^ -> ZN v | INR2D0 | 0.013 |   0.266 |    0.209 | 
     | nst/U55                                            |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1  | 0.000 |   0.266 |    0.209 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 215: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.243
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.173 |    0.117 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.058 |   0.231 |    0.174 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.012 |   0.243 |    0.186 | 
     | nst/U37                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.243 |    0.186 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 216: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.302
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.169 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.079 |   0.275 |    0.248 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.031 |   0.306 |    0.279 | 
     | nst/mac_8in_instance/U117                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> Z v   | OA31D0  | 0.041 |   0.347 |    0.320 | 
     | nst/mac_8in_instance/U118                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.347 |    0.320 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 309: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.298
  Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.168 |    0.140 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.082 |   0.249 |    0.222 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.028 |   0.277 |    0.250 | 
     | nst/mac_8in_instance/FE_OFC1122_q_temp_76          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.021 |   0.298 |    0.271 | 
     | nst/mac_8in_instance/U274                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.298 |    0.271 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 310: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.318
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.360
  Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.194 |    0.138 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.262 |    0.206 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.279 |    0.222 | 
     | nst/mac_8in_instance/U52                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.302 |    0.246 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.302 |    0.246 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 217: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.282
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.164 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.079 |   0.271 |    0.243 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.036 |   0.307 |    0.279 | 
     | nst/mac_8in_instance/U175                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.053 |   0.360 |    0.332 | 
     | nst/mac_8in_instance/U317                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.360 |    0.332 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 311: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.359
  Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.193 |    0.164 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.080 |   0.273 |    0.245 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.058 |   0.332 |    0.303 | 
     | nst/mac_8in_instance/U38                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.027 |   0.359 |    0.330 | 
     | nst/mac_8in_instance/U22                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.359 |    0.330 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 312: MET Hold Check with Pin normalizer_inst/div_out_1_reg_0__9_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__3_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.641
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.654
  Arrival Time                  0.683
  Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.340
     = Beginpoint Arrival Time       0.340
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__3_    | CP ^         |         |       |   0.340 |    0.311 | 
     | normalizer_inst/div_in_1_reg_0__3_    | CP ^ -> Q ^  | DFQD2   | 0.056 |   0.396 |    0.368 | 
     | normalizer_inst/FE_PHC5394_div_in_1_2 | I ^ -> Z ^   | BUFFD2  | 0.019 |   0.415 |    0.386 | 
     | normalizer_inst/FE_PHC5792_div_in_1_2 | I ^ -> Z ^   | BUFFD2  | 0.036 |   0.451 |    0.423 | 
     | normalizer_inst/U14750                | B1 ^ -> ZN v | AOI22D1 | 0.033 |   0.484 |    0.456 | 
     | normalizer_inst/U3065                 | A2 v -> ZN ^ | ND2D2   | 0.018 |   0.502 |    0.474 | 
     | normalizer_inst/U3064                 | A1 ^ -> ZN v | ND2D4   | 0.019 |   0.521 |    0.492 | 
     | normalizer_inst/U2410                 | A1 v -> ZN ^ | NR2XD4  | 0.016 |   0.537 |    0.508 | 
     | normalizer_inst/U4272                 | I ^ -> ZN v  | INVD4   | 0.009 |   0.546 |    0.517 | 
     | normalizer_inst/U2128                 | A1 v -> ZN ^ | ND3D8   | 0.010 |   0.555 |    0.527 | 
     | normalizer_inst/U1376                 | A2 ^ -> ZN v | CKND2D8 | 0.017 |   0.573 |    0.544 | 
     | normalizer_inst/U4039                 | I v -> ZN ^  | CKND2   | 0.021 |   0.593 |    0.565 | 
     | normalizer_inst/FE_OCPC3852_n7650     | I ^ -> Z ^   | BUFFD1  | 0.023 |   0.616 |    0.588 | 
     | normalizer_inst/U13125                | A1 ^ -> ZN v | CKND2D1 | 0.014 |   0.630 |    0.601 | 
     | normalizer_inst/U7715                 | A1 v -> ZN ^ | ND2D1   | 0.017 |   0.648 |    0.619 | 
     | normalizer_inst/U13131                | A1 ^ -> Z ^  | OR2XD1  | 0.020 |   0.668 |    0.639 | 
     | normalizer_inst/U4878                 | A2 ^ -> ZN v | ND2D2   | 0.016 |   0.683 |    0.654 | 
     | normalizer_inst/div_out_1_reg_0__9_   | D v          | DFQD1   | 0.000 |   0.683 |    0.654 | 
     +---------------------------------------------------------------------------------------------+ 
Path 313: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.302
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.315
  Arrival Time                  0.344
  Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.115 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.067 |   0.238 |    0.181 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.020 |   0.258 |    0.202 | 
     | nst/mac_8in_instance/U282                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.024 |   0.282 |    0.225 | 
     | nst/mac_8in_instance/U283                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.225 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 218: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.258
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.129 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.258 |    0.201 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.201 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 219: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.288
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.219 |    0.162 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.288 |    0.231 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.288 |    0.231 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 220: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.288
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.219 |    0.162 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.288 |    0.231 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.288 |    0.231 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 221: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.281
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.166 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.080 |   0.275 |    0.246 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.033 |   0.308 |    0.279 | 
     | nst/mac_8in_instance/U87                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> Z v   | OA31D0  | 0.036 |   0.344 |    0.315 | 
     | nst/mac_8in_instance/U88                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.344 |    0.315 | 
     | nst/product3_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 314: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.302
  Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.115 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.240 |    0.183 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.022 |   0.261 |    0.204 | 
     | nst/mac_8in_instance/U285                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.281 |    0.224 | 
     | nst/mac_8in_instance/U269                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.281 |    0.224 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 222: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.261
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.193 |    0.136 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.261 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 223: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.261
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.193 |    0.136 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.261 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.204 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 224: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.266
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.132 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.266 |    0.209 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.209 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 225: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.284
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.173 |    0.116 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.076 |   0.249 |    0.192 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.021 |   0.269 |    0.212 | 
     | nst/mac_8in_instance/FE_OFC597_q_temp_64           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.284 |    0.227 | 
     | nst/mac_8in_instance/U271                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.284 |    0.227 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 226: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.262
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.119 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.261 |    0.204 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.262 |    0.205 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 227: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.266
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.131 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.265 |    0.208 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.209 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 228: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.267
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.138 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.267 |    0.210 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.210 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 229: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.255
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.130 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.068 |   0.255 |    0.198 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.198 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 230: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.222
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.234
  Arrival Time                  0.292
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.131 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.252 |    0.195 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.268 |    0.211 | 
     | nst/mac_8in_instance/U53                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.024 |   0.292 |    0.234 | 
     | nst/mac_8in_instance/U54                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.292 |    0.234 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 231: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.260
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.128 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.202 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.202 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 232: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.281
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.182 |    0.124 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.067 |   0.249 |    0.192 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.264 |    0.207 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.281 |    0.224 | 
     | nst/mac_8in_instance/U289                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.281 |    0.224 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 233: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_8_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.279
  Arrival Time                  0.336
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__8_ | CP ^        |        |       |   0.275 |    0.218 | 
     | normalizer_inst/div_out_2_reg_0__8_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.336 |    0.279 | 
     | normalizer_inst/psum_norm_2_reg_8_  | DB v        | DFXQD1 | 0.000 |   0.336 |    0.279 | 
     +-----------------------------------------------------------------------------------------+ 
Path 234: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_10_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.277
  Arrival Time                  0.335
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__10_ | CP ^        |        |       |   0.274 |    0.217 | 
     | normalizer_inst/div_out_2_reg_0__10_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.335 |    0.277 | 
     | normalizer_inst/psum_norm_2_reg_10_  | DB v        | DFXQD1 | 0.000 |   0.335 |    0.277 | 
     +------------------------------------------------------------------------------------------+ 
Path 235: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.262
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.118 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.261 |    0.203 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.262 |    0.204 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 236: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_10_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.279
  Arrival Time                  0.336
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__10_ | CP ^        |        |       |   0.275 |    0.218 | 
     | normalizer_inst/div_out_1_reg_0__10_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.336 |    0.279 | 
     | normalizer_inst/psum_norm_1_reg_10_  | DB v        | DFXQD2 | 0.000 |   0.336 |    0.279 | 
     +------------------------------------------------------------------------------------------+ 
Path 237: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.255
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.129 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.068 |   0.255 |    0.197 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.197 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 238: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.282
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.172 |    0.114 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.075 |   0.247 |    0.189 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.022 |   0.269 |    0.211 | 
     | nst/mac_8in_instance/FE_OFC593_q_temp_52           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.282 |    0.224 | 
     | nst/mac_8in_instance/U278                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.282 |    0.224 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 239: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.263
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.133 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.263 |    0.205 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.205 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 240: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.259
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.128 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.259 |    0.201 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.201 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 241: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_9_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.277
  Arrival Time                  0.335
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__9_ | CP ^        |        |       |   0.274 |    0.216 | 
     | normalizer_inst/div_out_2_reg_0__9_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.335 |    0.277 | 
     | normalizer_inst/psum_norm_2_reg_9_  | DB v        | DFXQD1 | 0.000 |   0.335 |    0.277 | 
     +-----------------------------------------------------------------------------------------+ 
Path 242: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.283
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.134 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.076 |   0.241 |    0.211 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.031 |   0.272 |    0.241 | 
     | nst/mac_8in_instance/U306                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D1  | 0.030 |   0.302 |    0.272 | 
     | nst/mac_8in_instance/U202                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.302 |    0.272 | 
     | nst/product2_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 315: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product0_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product0_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.316
  Arrival Time                  0.346
  Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.187 |    0.129 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.251 |    0.193 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.265 |    0.207 | 
     | nst/mac_8in_instance/U63                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.283 |    0.225 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.225 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 243: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.261
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.165 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.270 |    0.239 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> Z v | AN4D0 | 0.036 |   0.305 |    0.275 | 
     | nst/mac_8in_instance/U50                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S v | FA1D0 | 0.041 |   0.346 |    0.316 | 
     | nst/mac_8in_instance/intadd_143_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.346 |    0.316 | 
     | nst/product0_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 316: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.315
  Arrival Time                  0.345
  Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.195 |    0.164 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.084 |   0.278 |    0.248 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.043 |   0.321 |    0.290 | 
     | nst/mac_8in_instance/U36                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.024 |   0.345 |    0.315 | 
     | nst/mac_8in_instance/U37                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.345 |    0.315 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 317: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.302
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.316
  Arrival Time                  0.347
  Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.127 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.202 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.202 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 244: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.263
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.163 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.270 |    0.238 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> Z v | AN4D0 | 0.038 |   0.307 |    0.276 | 
     | nst/mac_8in_instance/U71                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S v | FA1D0 | 0.040 |   0.347 |    0.316 | 
     | nst/mac_8in_instance/intadd_140_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.347 |    0.316 | 
     | nst/product3_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 318: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.303
  Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.133 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.263 |    0.205 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.205 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 245: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.282
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.133 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.073 |   0.238 |    0.206 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.032 |   0.269 |    0.238 | 
     | nst/mac_8in_instance/U309                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.034 |   0.303 |    0.272 | 
     | nst/mac_8in_instance/U209                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.303 |    0.272 | 
     | nst/product3_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 319: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product2_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.329
  Arrival Time                  0.361
  Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.191 |    0.159 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.271 |    0.239 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> Z v | AN4D0 | 0.043 |   0.315 |    0.283 | 
     | nst/mac_8in_instance/U52                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S v | FA1D0 | 0.046 |   0.361 |    0.329 | 
     | nst/mac_8in_instance/intadd_133_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.361 |    0.329 | 
     | nst/product2_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 320: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.304
  Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.164 |    0.132 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.080 |   0.244 |    0.212 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1 | 0.039 |   0.283 |    0.251 | 
     | nst/mac_8in_instance/U99                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.021 |   0.304 |    0.272 | 
     | nst/mac_8in_instance/U277                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.304 |    0.272 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 321: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.328
  Arrival Time                  0.360
  Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.191 |    0.159 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.093 |   0.284 |    0.251 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.049 |   0.333 |    0.301 | 
     | nst/mac_8in_instance/FE_OFC941_q_temp_104          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.027 |   0.360 |    0.328 | 
     | nst/mac_8in_instance/U32                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.360 |    0.328 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 322: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.352
  Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.114 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.241 |    0.182 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.258 |    0.200 | 
     | nst/mac_8in_instance/U287                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.024 |   0.282 |    0.224 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.224 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 246: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.260
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.194 |    0.161 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.239 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> Z v | AN4D0 | 0.037 |   0.308 |    0.276 | 
     | nst/mac_8in_instance/U65                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S v | FA1D0 | 0.043 |   0.352 |    0.319 | 
     | nst/mac_8in_instance/intadd_131_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.352 |    0.319 | 
     | nst/product4_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 323: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.306
  Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.127 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.201 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.201 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 247: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.284
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.219 |    0.161 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.284 |    0.226 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.284 |    0.226 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 248: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.266
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.130 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.266 |    0.208 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.208 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 249: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_2_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__2_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.771
  Arrival Time                  0.830
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__2_ | CP ^        |        |       |   0.767 |    0.709 | 
     | normalizer_inst/div_out_1_reg_0__2_ | CP ^ -> Q v | DFQD1  | 0.063 |   0.830 |    0.771 | 
     | normalizer_inst/psum_norm_1_reg_2_  | DB v        | DFXQD1 | 0.000 |   0.830 |    0.771 | 
     +-----------------------------------------------------------------------------------------+ 
Path 250: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.266
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.130 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.266 |    0.207 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.207 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 251: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.259
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.127 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.259 |    0.201 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.201 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 252: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.210
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.223
  Arrival Time                  0.282
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.132 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.075 |   0.241 |    0.208 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.029 |   0.270 |    0.237 | 
     | nst/mac_8in_instance/U312                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.036 |   0.306 |    0.273 | 
     | nst/mac_8in_instance/U217                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.306 |    0.273 | 
     | nst/product4_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 324: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.320
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.363
  Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.215
     = Beginpoint Arrival Time       0.215
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.215 |    0.182 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.081 |   0.296 |    0.263 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> Z v  | CKBD0    | 0.067 |   0.363 |    0.330 | 
     | nst/FE_PHC7790_inst_temp_3                         |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.363 |    0.330 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 325: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product3_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.329
  Arrival Time                  0.363
  Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.113 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.240 |    0.181 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.022 |   0.262 |    0.203 | 
     | nst/mac_8in_instance/U280                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.282 |    0.223 | 
     | nst/mac_8in_instance/U270                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.223 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 253: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.252
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.199 |    0.165 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.279 |    0.245 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A4 v -> Z v | AN4D0 | 0.041 |   0.320 |    0.286 | 
     | nst/mac_8in_instance/U58                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S v | FA1D0 | 0.043 |   0.363 |    0.329 | 
     | nst/mac_8in_instance/intadd_132_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.363 |    0.329 | 
     | nst/product3_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 326: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product2_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.302
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.315
  Arrival Time                  0.349
  Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.113 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.251 |    0.192 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.193 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 254: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.265
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.161 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.238 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> Z v | AN4D0 | 0.034 |   0.306 |    0.273 | 
     | nst/mac_8in_instance/U15                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S v | FA1D0 | 0.043 |   0.349 |    0.315 | 
     | nst/mac_8in_instance/intadd_141_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.349 |    0.315 | 
     | nst/product2_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 327: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.307
  Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.172 |    0.138 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.084 |   0.256 |    0.222 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.032 |   0.288 |    0.254 | 
     | nst/mac_8in_instance/FE_OFC853_q_temp_52           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.018 |   0.307 |    0.272 | 
     | nst/mac_8in_instance/U278                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.307 |    0.272 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 328: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.356
  Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.161 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.079 |   0.275 |    0.240 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.029 |   0.303 |    0.269 | 
     | nst/mac_8in_instance/U131                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.052 |   0.356 |    0.321 | 
     | nst/mac_8in_instance/U328                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.356 |    0.321 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 329: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.305
  Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.164 |    0.130 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.079 |   0.243 |    0.209 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1 | 0.043 |   0.287 |    0.252 | 
     | nst/mac_8in_instance/U86                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.305 |    0.271 | 
     | nst/mac_8in_instance/U274                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.305 |    0.271 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 330: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.328
  Arrival Time                  0.363
  Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.215
     = Beginpoint Arrival Time       0.215
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.215 |    0.181 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.081 |   0.296 |    0.261 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> Z v  | CKBD0    | 0.067 |   0.363 |    0.328 | 
     | nst/FE_PHC7790_inst_temp_3                         |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.363 |    0.328 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 331: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.307
  Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.165 |    0.129 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.080 |   0.245 |    0.209 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1 | 0.043 |   0.288 |    0.252 | 
     | nst/mac_8in_instance/U111                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.307 |    0.271 | 
     | nst/mac_8in_instance/U271                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.307 |    0.271 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 332: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_2_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.308
  Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
=======
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.119 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.265 |    0.206 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.206 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 255: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.263
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.164 |    0.128 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.237 |    0.201 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> Z v | AN4D0 | 0.033 |   0.270 |    0.234 | 
     | nst/mac_8in_instance/U81                           |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S v | FA1D0 | 0.038 |   0.308 |    0.272 | 
     | nst/mac_8in_instance/intadd_183_U4                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFQD1 | 0.000 |   0.308 |    0.272 | 
     | nst/product0_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 333: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_2_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.310
  Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.116 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.262 |    0.203 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.204 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 256: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.268
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.165 |    0.128 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.237 |    0.200 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> Z v | AN4D0 | 0.035 |   0.272 |    0.235 | 
     | nst/mac_8in_instance/U103                          |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S v | FA1D0 | 0.039 |   0.310 |    0.273 | 
     | nst/mac_8in_instance/intadd_178_U4                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFQD1 | 0.000 |   0.310 |    0.273 | 
     | nst/product5_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 334: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product1_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.329
  Arrival Time                  0.367
  Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.130 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.268 |    0.209 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.209 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 257: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.266
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.199 |    0.162 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.275 |    0.238 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A4 v -> Z v | AN4D0 | 0.046 |   0.321 |    0.284 | 
     | nst/mac_8in_instance/U48                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S v | FA1D0 | 0.045 |   0.367 |    0.329 | 
     | nst/mac_8in_instance/intadd_134_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.367 |    0.329 | 
     | nst/product1_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 335: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_2_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.310
  Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.164 |    0.127 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.237 |    0.200 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> Z v | AN4D0 | 0.034 |   0.271 |    0.234 | 
     | nst/mac_8in_instance/U90                           |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S v | FA1D0 | 0.039 |   0.310 |    0.273 | 
     | nst/mac_8in_instance/intadd_181_U4                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFQD1 | 0.000 |   0.310 |    0.273 | 
     | nst/product2_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 336: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_2_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.311
  Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.128 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.266 |    0.207 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.207 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 258: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_8_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.823
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__8_ | CP ^        |        |       |   0.760 |    0.701 | 
     | normalizer_inst/div_out_1_reg_0__8_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.823 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_8_  | DB v        | DFXQD1 | 0.000 |   0.823 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 259: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.258
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.164 |    0.126 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.239 |    0.201 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> Z v | AN4D0 | 0.033 |   0.272 |    0.234 | 
     | nst/mac_8in_instance/U110                          |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S v | FA1D0 | 0.039 |   0.311 |    0.272 | 
     | nst/mac_8in_instance/intadd_177_U4                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFQD1 | 0.000 |   0.311 |    0.272 | 
     | nst/product6_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 337: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product6_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product6_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.320
  Arrival Time                  0.358
  Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.200 |    0.162 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.082 |   0.282 |    0.244 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.038 |   0.321 |    0.282 | 
     | nst/mac_8in_instance/U103                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> Z v   | OA31D0  | 0.037 |   0.358 |    0.320 | 
     | nst/mac_8in_instance/U104                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.358 |    0.320 | 
     | nst/product6_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 338: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.318
  Arrival Time                  0.356
  Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.157 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.075 |   0.271 |    0.232 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.031 |   0.301 |    0.263 | 
     | nst/mac_8in_instance/U174                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> Z v  | XOR3D1  | 0.055 |   0.356 |    0.318 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.356 |    0.318 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 339: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_2_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.312
  Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.127 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.258 |    0.199 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.199 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 260: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.285
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.219 |    0.160 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.285 |    0.226 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.285 |    0.226 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 261: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.266
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.128 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.207 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.207 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 262: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.263
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.131 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.263 |    0.204 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.204 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 263: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.223
  Arrival Time                  0.283
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.171 |    0.112 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.240 |    0.181 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.264 |    0.205 | 
     | nst/mac_8in_instance/U116                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.283 |    0.223 | 
     | nst/mac_8in_instance/U272                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.283 |    0.223 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 264: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.262
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.116 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.262 |    0.203 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.203 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 265: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.251
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.171 |    0.112 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.250 |    0.191 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.251 |    0.192 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 266: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.261
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.126 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.201 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.201 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 267: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.263
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.193 |    0.134 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.263 |    0.203 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.203 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 268: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.263
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.193 |    0.134 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.263 |    0.203 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.203 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 269: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.266
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.129 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.265 |    0.206 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.206 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 270: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.257
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.128 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.070 |   0.257 |    0.198 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.198 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 271: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.252
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.171 |    0.112 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.251 |    0.192 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.193 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 272: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.263
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.130 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.263 |    0.203 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.203 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 273: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.262
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.126 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.261 |    0.202 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.262 |    0.202 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 274: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.262
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.191 |    0.131 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.058 |   0.249 |    0.189 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.262 |    0.202 | 
     | nst/U27                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.262 |    0.202 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 275: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.257
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.127 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.070 |   0.257 |    0.197 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.197 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 276: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.771
  Arrival Time                  0.831
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__6_ | CP ^        |        |       |   0.767 |    0.707 | 
     | normalizer_inst/div_out_1_reg_0__6_ | CP ^ -> Q v | DFQD1  | 0.064 |   0.831 |    0.771 | 
     | normalizer_inst/psum_norm_1_reg_6_  | DB v        | DFXQD1 | 0.000 |   0.831 |    0.771 | 
     +-----------------------------------------------------------------------------------------+ 
Path 277: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.258
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.126 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.258 |    0.198 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.198 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 278: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.267
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.139 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.069 |   0.267 |    0.207 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.207 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 279: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.127 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.207 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.207 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 280: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.265
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.118 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.265 |    0.205 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.205 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 281: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.286
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.174 |    0.114 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.076 |   0.250 |    0.190 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.023 |   0.273 |    0.213 | 
     | nst/mac_8in_instance/U155                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.286 |    0.226 | 
     | nst/mac_8in_instance/U273                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.286 |    0.226 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 282: MET Hold Check with Pin normalizer_inst/div_sel_3_reg/CP 
Endpoint:   normalizer_inst/div_sel_3_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/div_sel_2_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.286
  Arrival Time                  0.346
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.273
     = Beginpoint Arrival Time       0.273
     +----------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell | Delay | Arrival | Required | 
     |                               |             |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/div_sel_2_reg | CP ^        |       |       |   0.273 |    0.213 | 
     | normalizer_inst/div_sel_2_reg | CP ^ -> Q v | DFQD1 | 0.073 |   0.346 |    0.286 | 
     | normalizer_inst/div_sel_3_reg | D v         | DFQD1 | 0.000 |   0.346 |    0.286 | 
     +----------------------------------------------------------------------------------+ 
Path 283: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.262
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.125 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.262 |    0.202 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.202 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 284: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.270
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.208
     = Beginpoint Arrival Time       0.208
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.208 |    0.148 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.270 |    0.210 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.270 |    0.210 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 285: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.306
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.194 |    0.134 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.262 |    0.202 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD0 | 0.028 |   0.291 |    0.231 | 
     | nst/mac_8in_instance/U40                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.306 |    0.246 | 
     | nst/mac_8in_instance/U41                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.306 |    0.246 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 286: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.267
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.164 |    0.124 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.239 |    0.199 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> Z v | AN4D0 | 0.035 |   0.274 |    0.234 | 
     | nst/mac_8in_instance/U85                           |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S v | FA1D0 | 0.038 |   0.312 |    0.272 | 
     | nst/mac_8in_instance/intadd_182_U4                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFQD1 | 0.000 |   0.312 |    0.272 | 
     | nst/product1_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 340: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.312
  Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.124 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.078 |   0.242 |    0.202 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.032 |   0.274 |    0.233 | 
     | nst/mac_8in_instance/U300                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.038 |   0.312 |    0.272 | 
     | nst/mac_8in_instance/U186                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.312 |    0.272 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 341: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.314
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.127 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.267 |    0.207 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.207 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 287: MET Hold Check with Pin normalizer_inst/div_sel_1_reg/CP 
Endpoint:   normalizer_inst/div_sel_1_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/count_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.284
  Arrival Time                  0.344
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.267
     = Beginpoint Arrival Time       0.267
     +----------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell | Delay | Arrival | Required | 
     |                               |             |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/count_reg_0_  | CP ^        |       |       |   0.267 |    0.207 | 
     | normalizer_inst/count_reg_0_  | CP ^ -> Q v | DFQD1 | 0.076 |   0.343 |    0.283 | 
     | normalizer_inst/div_sel_1_reg | D v         | DFQD1 | 0.001 |   0.344 |    0.284 | 
     +----------------------------------------------------------------------------------+ 
Path 288: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.271
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.136 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.211 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.211 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 289: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.287
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.173 |    0.113 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.081 |   0.253 |    0.193 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.021 |   0.274 |    0.214 | 
     | nst/mac_8in_instance/FE_OFC482_q_temp_68           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.287 |    0.227 | 
     | nst/mac_8in_instance/U272                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.287 |    0.227 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 290: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_5_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.763
  Arrival Time                  0.823
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__5_ | CP ^        |        |       |   0.760 |    0.700 | 
     | normalizer_inst/div_out_2_reg_0__5_ | CP ^ -> Q v | DFQD1  | 0.063 |   0.823 |    0.763 | 
     | normalizer_inst/psum_norm_2_reg_5_  | DB v        | DFXQD1 | 0.000 |   0.823 |    0.763 | 
     +-----------------------------------------------------------------------------------------+ 
Path 291: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.118 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.088 |   0.266 |    0.206 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.206 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 292: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.127 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.206 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.206 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 293: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.118 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.089 |   0.266 |    0.206 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.206 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 294: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.270
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.198 |    0.138 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.270 |    0.210 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.270 |    0.210 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 295: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.268
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.129 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.268 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.208 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 296: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.269
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.196 |    0.136 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.269 |    0.209 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.269 |    0.209 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 297: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.262
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.125 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.261 |    0.201 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.201 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 298: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.269
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.129 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.269 |    0.209 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.209 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 299: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.270
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.198 |    0.138 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.270 |    0.210 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.270 |    0.210 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 300: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.128 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.266 |    0.206 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.206 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 301: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.127 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.205 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.205 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 302: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.264
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.130 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.264 |    0.204 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.204 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 303: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.265
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.130 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.265 |    0.204 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.204 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 304: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.248
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.174 |    0.113 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.234 |    0.174 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.248 |    0.187 | 
     | nst/U11                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.248 |    0.187 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 305: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.268
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.126 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.267 |    0.206 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.268 |    0.207 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 306: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.246
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.173 |    0.113 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.233 |    0.172 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.246 |    0.185 | 
     | nst/U36                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.246 |    0.185 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 307: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.253
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.111 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.252 |    0.191 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.253 |    0.193 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 308: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.290
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.124 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.069 |   0.234 |    0.194 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.027 |   0.262 |    0.221 | 
     | nst/mac_8in_instance/U265                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> Z v  | XOR3D1  | 0.052 |   0.314 |    0.273 | 
     | nst/mac_8in_instance/U240                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.314 |    0.273 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 342: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.270
  Arrival Time                  0.311
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.172 |    0.131 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.088 |   0.260 |    0.219 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.034 |   0.294 |    0.253 | 
     | nst/mac_8in_instance/FE_OFC2135_q_temp_40          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.017 |   0.311 |    0.270 | 
     | nst/mac_8in_instance/U275                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.311 |    0.270 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 343: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.222
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.158 |    0.117 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.222 |    0.182 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.222 |    0.182 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 344: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.318
  Arrival Time                  0.359
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.154 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.078 |   0.274 |    0.232 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.032 |   0.305 |    0.264 | 
     | nst/mac_8in_instance/U117                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.054 |   0.359 |    0.318 | 
     | nst/mac_8in_instance/U329                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.359 |    0.318 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 345: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.362
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.155 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.078 |   0.274 |    0.232 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.026 |   0.300 |    0.258 | 
     | nst/mac_8in_instance/U146                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> Z v  | XOR3D0  | 0.062 |   0.362 |    0.321 | 
     | nst/mac_8in_instance/U326                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.362 |    0.321 | 
     | nst/product5_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 346: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_2_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.361
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.193 |    0.133 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.257 |    0.196 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.272 |    0.211 | 
     | nst/mac_8in_instance/U296                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.290 |    0.230 | 
     | nst/mac_8in_instance/U297                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.290 |    0.230 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 309: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.271
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.135 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.210 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.210 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 310: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.271
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.134 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.210 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.271 |    0.210 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 311: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_3_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.763
  Arrival Time                  0.824
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__3_ | CP ^        |        |       |   0.760 |    0.699 | 
     | normalizer_inst/div_out_2_reg_0__3_ | CP ^ -> Q v | DFQD1  | 0.064 |   0.824 |    0.763 | 
     | normalizer_inst/psum_norm_2_reg_3_  | DB v        | DFXQD1 | 0.000 |   0.824 |    0.763 | 
     +-----------------------------------------------------------------------------------------+ 
Path 312: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.271
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.134 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.210 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.210 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 313: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.264
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.129 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.264 |    0.204 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.204 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 314: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.125 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.202 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.263 |    0.202 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 315: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.265
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.132 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.265 |    0.204 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.265 |    0.204 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 316: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.125 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.202 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.202 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 317: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.262
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.124 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.262 |    0.201 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.201 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 318: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.124 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.202 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.202 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 319: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.266
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.117 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.089 |   0.266 |    0.205 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.266 |    0.205 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 320: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.265
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.130 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.265 |    0.203 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.203 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 321: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.266
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.126 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.266 |    0.205 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.205 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 322: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.287
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.188 |    0.127 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.252 |    0.191 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.273 |    0.212 | 
     | nst/mac_8in_instance/U29                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.287 |    0.226 | 
     | nst/mac_8in_instance/U30                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.287 |    0.226 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 323: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.266
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.117 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.088 |   0.266 |    0.205 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.205 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 324: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.270
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.128 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.270 |    0.208 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.208 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 325: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.259
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.125 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.259 |    0.197 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.259 |    0.197 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 326: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.269
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.136 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.269 |    0.208 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.269 |    0.208 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 327: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.249
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.110 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.248 |    0.187 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.249 |    0.188 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 328: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.270
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.200 |    0.159 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.280 |    0.238 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A4 v -> Z v | AN4D0 | 0.041 |   0.320 |    0.279 | 
     | nst/mac_8in_instance/U54                           |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S v | FA1D0 | 0.041 |   0.361 |    0.319 | 
     | nst/mac_8in_instance/intadd_130_U4                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.361 |    0.319 | 
     | nst/product5_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 347: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product0_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product0_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.317
  Arrival Time                  0.358
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.154 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.078 |   0.274 |    0.232 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.032 |   0.305 |    0.264 | 
     | nst/mac_8in_instance/U12                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.053 |   0.358 |    0.317 | 
     | nst/mac_8in_instance/U322                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.358 |    0.317 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 348: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_2_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.315
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.137 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.270 |    0.209 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.209 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 329: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.124 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.262 |    0.201 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.201 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 330: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.268
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.125 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.268 |    0.207 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.207 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 331: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.271
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.134 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.209 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.271 |    0.210 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 332: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.263 |    0.202 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.202 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 333: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.265
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.265 |    0.204 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.265 |    0.204 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 334: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.124 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.201 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.201 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 335: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.292
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.219 |    0.157 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.292 |    0.230 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.292 |    0.230 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 336: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.263 |    0.202 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.202 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 337: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.286
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.172 |    0.110 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.241 |    0.180 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.029 |   0.271 |    0.209 | 
     | nst/mac_8in_instance/U91                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.286 |    0.224 | 
     | nst/mac_8in_instance/U275                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.286 |    0.224 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 338: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.259
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.165 |    0.123 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.238 |    0.196 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> Z v | AN4D0 | 0.036 |   0.274 |    0.232 | 
     | nst/mac_8in_instance/U115                          |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S v | FA1D0 | 0.041 |   0.315 |    0.273 | 
     | nst/mac_8in_instance/intadd_176_U4                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFQD1 | 0.000 |   0.315 |    0.273 | 
     | nst/product7_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 349: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.226
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.158 |    0.115 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.226 |    0.183 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.226 |    0.183 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 350: MET Hold Check with Pin normalizer_inst/shift_reg_1__3__6_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__6_/D            (v) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/fifo_mem_arr_reg_0__39_/Q (v) triggered by  
leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.541
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.554
  Arrival Time                  0.596
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                 |             |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__39_   | CP ^        |        |       |   0.152 |    0.110 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__39_   | CP ^ -> Q v | DFQD1  | 0.098 |   0.250 |    0.208 | 
     | normalizer_inst/AFIFO/FE_PHC7379_psum_2_sync_39 | I v -> Z v  | CKBD0  | 0.047 |   0.297 |    0.254 | 
     | normalizer_inst/AFIFO/FE_PHC7833_psum_2_sync_39 | I v -> Z v  | CKBD0  | 0.046 |   0.344 |    0.301 | 
     | normalizer_inst/AFIFO/FE_PHC6423_psum_2_sync_39 | I v -> Z v  | CKBD0  | 0.069 |   0.413 |    0.370 | 
     | normalizer_inst/AFIFO/FE_PHC5749_psum_2_sync_39 | I v -> Z v  | CKBD0  | 0.087 |   0.500 |    0.457 | 
     | normalizer_inst/FE_PHC5359_psum_2_sync_39       | I v -> Z v  | CKBD0  | 0.056 |   0.556 |    0.513 | 
     | normalizer_inst/U15661                          | A2 v -> Z v | AO22D0 | 0.041 |   0.596 |    0.554 | 
     | normalizer_inst/shift_reg_1__3__6_              | D v         | DFQD1  | 0.000 |   0.596 |    0.554 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 351: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.226
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.158 |    0.115 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.226 |    0.183 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.226 |    0.183 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 352: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_2_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.314
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.125 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.259 |    0.197 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.197 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 339: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.265
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.131 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.265 |    0.203 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.265 |    0.203 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 340: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.272
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                                    |             |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |         |       |   0.178 |    0.116 | 
     | nst/query_q_reg_10_                                |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1   | 0.070 |   0.247 |    0.185 | 
     | nst/query_q_reg_10_                                |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> Z v  | BUFFD16 | 0.024 |   0.271 |    0.209 | 
     | nst/FE_PSC5579_q_temp_106                          |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1   | 0.001 |   0.272 |    0.210 | 
     | nst/key_q_reg_10_                                  |             |         |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 341: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.264
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.264 |    0.203 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.203 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 342: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.264
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.264 |    0.202 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.264 |    0.202 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 343: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.124 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.201 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.201 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 344: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.248
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.174 |    0.112 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.236 |    0.174 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.248 |    0.187 | 
     | nst/U32                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.248 |    0.187 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 345: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.269
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.127 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.269 |    0.207 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.207 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 346: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.265
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.265 |    0.203 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.203 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 347: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.264
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.264 |    0.202 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.202 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 348: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.267
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.136 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.069 |   0.267 |    0.205 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.205 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 349: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.267
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.125 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.267 |    0.205 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.205 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 350: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.260
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.124 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.260 |    0.198 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.260 |    0.198 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 351: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.123 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.201 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.201 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 352: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.270
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.136 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.270 |    0.208 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.208 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 353: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.252
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.110 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.251 |    0.189 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.190 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 354: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.271
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.196 |    0.134 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.271 |    0.209 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.209 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 355: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.123 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.262 |    0.200 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.201 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 356: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.124 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.201 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.201 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 357: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.264
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.264 |    0.202 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.202 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 358: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.245
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^         |       |       |   0.172 |    0.109 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.058 |   0.230 |    0.168 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/U28 | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.245 |    0.183 | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.245 |    0.183 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 359: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.271
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |       |       |   0.195 |    0.133 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.256 |    0.194 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.271 |    0.209 | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.271 |    0.209 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 360: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.255
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.110 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.191 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.002 |   0.255 |    0.193 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 361: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.260
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.122 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.260 |    0.198 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.260 |    0.198 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 362: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.266
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.130 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.266 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.266 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 363: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.271
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.134 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.271 |    0.209 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.209 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 364: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_2_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__2_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.827
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__2_ | CP ^        |        |       |   0.768 |    0.705 | 
     | normalizer_inst/div_out_1_reg_1__2_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.827 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_2_  | DA v        | DFXQD1 | 0.000 |   0.827 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 365: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.292
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.219 |    0.157 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.292 |    0.230 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.292 |    0.230 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 366: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.269
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.196 |    0.134 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.269 |    0.206 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.269 |    0.207 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 367: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.123 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.200 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.200 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 368: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.271
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.126 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.271 |    0.208 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.208 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 369: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.271
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.196 |    0.133 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.257 |    0.195 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.271 |    0.208 | 
     | nst/U41                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.271 |    0.208 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 370: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 371: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.124 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.260 |    0.197 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.197 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 372: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.254
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.110 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.191 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.254 |    0.192 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 373: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.272
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                                    |             |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |         |       |   0.178 |    0.115 | 
     | nst/query_q_reg_10_                                |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1   | 0.070 |   0.247 |    0.185 | 
     | nst/query_q_reg_10_                                |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> Z v  | BUFFD16 | 0.024 |   0.271 |    0.208 | 
     | nst/FE_PSC5579_q_temp_106                          |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1   | 0.001 |   0.272 |    0.209 | 
     | nst/query_q_reg_10_                                |             |         |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 374: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.122 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.260 |    0.197 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.197 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 375: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.123 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.260 |    0.198 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.198 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 376: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.264
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.127 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.264 |    0.202 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.202 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 377: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.287
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.176 |    0.113 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.073 |   0.249 |    0.186 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0 | 0.023 |   0.272 |    0.209 | 
     | nst/mac_8in_instance/FE_OFC1093_q_temp_112         |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.287 |    0.224 | 
     | nst/mac_8in_instance/U271                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.287 |    0.224 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 378: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.268
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.124 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.267 |    0.204 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.268 |    0.205 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 379: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_10_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.335
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__10_ | CP ^        |        |       |   0.275 |    0.213 | 
     | normalizer_inst/div_out_1_reg_1__10_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.335 |    0.272 | 
     | normalizer_inst/psum_norm_1_reg_10_  | DA v        | DFXQD2 | 0.000 |   0.335 |    0.272 | 
     +------------------------------------------------------------------------------------------+ 
Path 380: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.205 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 381: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.208
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.218
  Arrival Time                  0.281
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.208
     = Beginpoint Arrival Time       0.208
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.208 |    0.145 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.281 |    0.218 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.281 |    0.218 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 382: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.272
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.131 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.209 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.210 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 383: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.273
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.132 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.272 |    0.209 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.210 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 384: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 385: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.247
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.172 |    0.109 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.234 |    0.172 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.247 |    0.184 | 
     | nst/U24                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.247 |    0.184 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 386: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.262
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.262 |    0.199 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.199 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 387: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.262
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.262 |    0.199 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.199 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 388: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.273
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.135 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.273 |    0.210 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.273 |    0.210 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 389: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.270
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.126 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.270 |    0.207 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.207 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 390: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.269
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.194 |    0.131 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.257 |    0.194 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.269 |    0.206 | 
     | nst/U35                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.269 |    0.206 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 391: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.289
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.188 |    0.126 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.256 |    0.193 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND0 | 0.018 |   0.274 |    0.211 | 
     | nst/mac_8in_instance/FE_OFC972_q_temp_192          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.289 |    0.226 | 
     | nst/mac_8in_instance/U37                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.289 |    0.226 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 392: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_8_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.756
  Arrival Time                  0.819
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__8_ | CP ^        |        |       |   0.760 |    0.697 | 
     | normalizer_inst/div_out_1_reg_1__8_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.819 |    0.756 | 
     | normalizer_inst/psum_norm_1_reg_8_  | DA v        | DFXQD1 | 0.000 |   0.819 |    0.756 | 
     +-----------------------------------------------------------------------------------------+ 
Path 393: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 394: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.271
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.130 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.208 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.208 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 395: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.264
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.127 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.264 |    0.201 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.264 |    0.201 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 396: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.289
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.108 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.062 |   0.232 |    0.169 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.024 |   0.256 |    0.193 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.033 |   0.289 |    0.226 | 
     | nst/mac_8in_instance/U231                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.289 |    0.226 | 
     | nst/product6_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 397: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.268
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.194 |    0.131 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.249 |    0.186 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.268 |    0.205 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.268 |    0.205 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 398: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.132 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.267 |    0.204 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 399: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.268
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.124 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.268 |    0.205 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.205 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 400: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 401: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.255
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.165 |    0.121 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.238 |    0.195 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> Z v | AN4D0 | 0.035 |   0.273 |    0.230 | 
     | nst/mac_8in_instance/U94                           |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S v | FA1D0 | 0.041 |   0.314 |    0.271 | 
     | nst/mac_8in_instance/intadd_180_U4                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFQD1 | 0.000 |   0.314 |    0.271 | 
     | nst/product3_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 353: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.322
  Arrival Time                  0.365
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.173 |    0.110 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.190 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.255 |    0.191 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 402: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.272
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.153 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.079 |   0.275 |    0.231 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.035 |   0.310 |    0.267 | 
     | nst/mac_8in_instance/U160                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.055 |   0.365 |    0.322 | 
     | nst/mac_8in_instance/U324                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.365 |    0.322 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 354: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.317
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.120 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.081 |   0.245 |    0.201 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.035 |   0.280 |    0.236 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.036 |   0.317 |    0.272 | 
     | nst/mac_8in_instance/U231                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.317 |    0.272 | 
     | nst/product6_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 355: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.226
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.158 |    0.113 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.226 |    0.181 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.226 |    0.181 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 356: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.226
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.158 |    0.113 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.226 |    0.181 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.226 |    0.181 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 357: MET Hold Check with Pin normalizer_inst/state_div_3_reg/CP 
Endpoint:   normalizer_inst/state_div_3_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_2_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.623
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.636
  Arrival Time                  0.680
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.622
     = Beginpoint Arrival Time       0.622
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_2_reg | CP ^        |       |       |   0.622 |    0.577 | 
     | normalizer_inst/state_div_2_reg | CP ^ -> Q v | DFQD1 | 0.058 |   0.680 |    0.636 | 
     | normalizer_inst/state_div_3_reg | D v         | DFQD1 | 0.000 |   0.680 |    0.636 | 
     +------------------------------------------------------------------------------------+ 
Path 358: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.375
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.172 |    0.109 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.238 |    0.175 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.254 |    0.191 | 
     | nst/mac_8in_instance/U293                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.272 |    0.209 | 
     | nst/mac_8in_instance/U294                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.272 |    0.209 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 403: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.124 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.260 |    0.197 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.197 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 404: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.272
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.132 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.272 |    0.209 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.209 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 405: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_5_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.827
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__5_ | CP ^        |        |       |   0.768 |    0.705 | 
     | normalizer_inst/div_out_1_reg_1__5_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.827 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_5_  | DA v        | DFXQD1 | 0.000 |   0.827 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 406: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 407: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.262
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.122 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.261 |    0.198 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.262 |    0.198 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 408: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.246
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |          |       |   0.171 |    0.108 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.226 |    0.163 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.246 |    0.183 | 
     | nst/U26                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1    | 0.000 |   0.246 |    0.183 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 409: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
24_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.231
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.244
  Arrival Time                  0.308
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.195 |    0.132 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.070 |   0.265 |    0.202 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD0 | 0.027 |   0.292 |    0.229 | 
     | nst/mac_8in_instance/U36                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.308 |    0.244 | 
     | nst/mac_8in_instance/U38                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.308 |    0.244 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 410: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.289
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.200 |    0.155 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.086 |   0.286 |    0.241 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.048 |   0.334 |    0.289 | 
     | nst/mac_8in_instance/U88                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> Z v   | OA31D0  | 0.041 |   0.375 |    0.330 | 
     | nst/mac_8in_instance/U89                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.375 |    0.330 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 359: MET Hold Check with Pin normalizer_inst/norm_valid_reg/CP 
Endpoint:   normalizer_inst/norm_valid_reg/D  (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_3_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.623
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.636
  Arrival Time                  0.681
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.622
     = Beginpoint Arrival Time       0.622
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_3_reg | CP ^        |       |       |   0.622 |    0.577 | 
     | normalizer_inst/state_div_3_reg | CP ^ -> Q v | DFQD1 | 0.059 |   0.681 |    0.636 | 
     | normalizer_inst/norm_valid_reg  | D v         | DFQD1 | 0.000 |   0.681 |    0.636 | 
     +------------------------------------------------------------------------------------+ 
Path 360: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.274
  Arrival Time                  0.319
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.108 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.062 |   0.232 |    0.169 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.024 |   0.256 |    0.193 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.033 |   0.289 |    0.226 | 
     | nst/mac_8in_instance/U232                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.289 |    0.226 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 411: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.231
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.244
  Arrival Time                  0.307
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.120 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.072 |   0.237 |    0.192 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.028 |   0.266 |    0.220 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> Z v  | XOR3D1  | 0.054 |   0.319 |    0.274 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.319 |    0.274 | 
     | nst/product5_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 361: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_2_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.319
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.123 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.245 |    0.199 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v | AN4D0 | 0.035 |   0.280 |    0.234 | 
     | nst/mac_8in_instance/U113                          |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v | FA1D0 | 0.039 |   0.319 |    0.273 | 
     | nst/mac_8in_instance/intadd_184_U4                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.319 |    0.273 | 
     | nst/product7_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 362: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.242
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.123 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.242 |    0.196 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.196 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 363: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_2_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.319
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.165 |    0.119 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.241 |    0.194 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> Z v | AN4D0 | 0.037 |   0.278 |    0.231 | 
     | nst/mac_8in_instance/U98                           |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S v | FA1D0 | 0.041 |   0.319 |    0.273 | 
     | nst/mac_8in_instance/intadd_179_U4                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFQD1 | 0.000 |   0.319 |    0.273 | 
     | nst/product4_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 364: MET Hold Check with Pin normalizer_inst/div_sel_2_reg/CP 
Endpoint:   normalizer_inst/div_sel_2_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/div_sel_1_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.631
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.645
  Arrival Time                  0.692
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.629
     = Beginpoint Arrival Time       0.629
     +----------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell | Delay | Arrival | Required | 
     |                               |             |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/div_sel_1_reg | CP ^        |       |       |   0.629 |    0.582 | 
     | normalizer_inst/div_sel_1_reg | CP ^ -> Q v | DFQD1 | 0.062 |   0.692 |    0.645 | 
     | normalizer_inst/div_sel_2_reg | D v         | DFQD1 | 0.000 |   0.692 |    0.645 | 
     +----------------------------------------------------------------------------------+ 
Path 365: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.242
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.122 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.242 |    0.195 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.195 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 366: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.317
  Arrival Time                  0.364
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.148 | 
     | nst/key_q_reg_5_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.267 |    0.220 | 
     | nst/key_q_reg_5_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.019 |   0.286 |    0.239 | 
     | nst/mac_8in_instance/U215                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.017 |   0.303 |    0.256 | 
     | nst/mac_8in_instance/U217                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> S v   | FA1D0   | 0.062 |   0.364 |    0.317 | 
     | nst/mac_8in_instance/intadd_142_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.364 |    0.317 | 
     | nst/product1_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 367: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.318
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.379
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.191 |    0.144 | 
     | nst/query_q_reg_5_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.078 |   0.269 |    0.222 | 
     | nst/query_q_reg_5_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v  | AN4D0 | 0.033 |   0.302 |    0.255 | 
     | nst/mac_8in_instance/U55                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.039 |   0.341 |    0.294 | 
     | nst/mac_8in_instance/intadd_126_U4                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v  | FA1D0 | 0.038 |   0.379 |    0.332 | 
     | nst/mac_8in_instance/intadd_126_U3                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.379 |    0.332 | 
     | nst/product1_reg_reg_3_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 368: MET Hold Check with Pin normalizer_inst/div_sel_3_reg/CP 
Endpoint:   normalizer_inst/div_sel_3_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/div_sel_2_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.631
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.645
  Arrival Time                  0.692
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.630
     = Beginpoint Arrival Time       0.630
     +----------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell | Delay | Arrival | Required | 
     |                               |             |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/div_sel_2_reg | CP ^        |       |       |   0.630 |    0.583 | 
     | normalizer_inst/div_sel_2_reg | CP ^ -> Q v | DFQD1 | 0.062 |   0.692 |    0.645 | 
     | normalizer_inst/div_sel_3_reg | D v         | DFQD1 | 0.000 |   0.692 |    0.645 | 
     +----------------------------------------------------------------------------------+ 
Path 369: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_2_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.319
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.120 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.242 |    0.194 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v | AN4D0 | 0.037 |   0.279 |    0.232 | 
     | nst/mac_8in_instance/U95                           |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v | FA1D0 | 0.040 |   0.319 |    0.272 | 
     | nst/mac_8in_instance/intadd_188_U4                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.319 |    0.272 | 
     | nst/product3_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 370: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.382
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.192 |    0.144 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.077 |   0.269 |    0.222 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A4 v -> Z v  | AN4D0 | 0.038 |   0.307 |    0.259 | 
     | nst/mac_8in_instance/U48                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.037 |   0.344 |    0.297 | 
     | nst/mac_8in_instance/intadd_127_U4                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v  | FA1D0 | 0.038 |   0.382 |    0.334 | 
     | nst/mac_8in_instance/intadd_127_U3                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.382 |    0.334 | 
     | nst/product0_reg_reg_3_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 371: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.270
  Arrival Time                  0.318
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
=======
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.196 |    0.133 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.269 |    0.205 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.019 |   0.287 |    0.224 | 
     | nst/mac_8in_instance/U59                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.020 |   0.307 |    0.244 | 
     | nst/mac_8in_instance/U23                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.307 |    0.244 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 412: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.266
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.129 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.266 |    0.203 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.266 |    0.203 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 413: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.270
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.198 |    0.135 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.270 |    0.207 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.270 |    0.207 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 414: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.295
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.116 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.080 |   0.244 |    0.196 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.033 |   0.277 |    0.229 | 
     | nst/mac_8in_instance/U303                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.041 |   0.318 |    0.270 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.318 |    0.270 | 
     | nst/product1_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 372: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.243
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.132 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.259 |    0.196 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.274 |    0.211 | 
     | nst/mac_8in_instance/U293                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.295 |    0.232 | 
     | nst/mac_8in_instance/U294                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.295 |    0.232 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 415: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.261
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.120 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.194 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.194 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 373: MET Hold Check with Pin normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_
synchronizer/q_sync_regs_reg_1_/CP 
Endpoint:   normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/q_sync_
regs_reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/q_sync_
regs_reg_0_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.623
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.634
  Arrival Time                  0.682
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.622
     = Beginpoint Arrival Time       0.622
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | CP ^        |          |       |   0.622 |    0.574 | 
     | ronizer/q_sync_regs_reg_0_                         |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | CP ^ -> Q v | DFKCNQD1 | 0.060 |   0.682 |    0.634 | 
     | ronizer/q_sync_regs_reg_0_                         |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | D v         | DFKCNQD1 | 0.000 |   0.682 |    0.634 | 
     | ronizer/q_sync_regs_reg_1_                         |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 374: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.270
  Arrival Time                  0.319
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.257
     = Beginpoint Arrival Time       0.257
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.257 |    0.209 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.319 |    0.270 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.319 |    0.270 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 375: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.302
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.316
  Arrival Time                  0.364
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.146 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.079 |   0.274 |    0.225 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.034 |   0.308 |    0.259 | 
     | nst/mac_8in_instance/U87                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.056 |   0.364 |    0.316 | 
     | nst/mac_8in_instance/U316                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.364 |    0.316 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 376: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.270
  Arrival Time                  0.319
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.257
     = Beginpoint Arrival Time       0.257
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.257 |    0.209 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.319 |    0.270 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.319 |    0.270 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 377: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.242
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.122 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.198 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.198 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 416: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.264
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.191 |    0.128 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.053 |   0.244 |    0.180 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.020 |   0.264 |    0.200 | 
     | nst/U29                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.264 |    0.200 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 417: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.270
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.124 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.269 |    0.206 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.270 |    0.207 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 418: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.271
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.133 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.271 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.208 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 419: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.197 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.197 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 420: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.130 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.267 |    0.204 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 421: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.249
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |          |       |   0.174 |    0.111 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.229 |    0.165 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.249 |    0.186 | 
     | nst/U26                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1    | 0.000 |   0.249 |    0.186 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 422: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.270
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.198 |    0.135 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.270 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.270 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 423: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.262
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.123 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.262 |    0.198 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.199 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 424: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_10_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.269
  Arrival Time                  0.333
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__10_ | CP ^        |        |       |   0.274 |    0.210 | 
     | normalizer_inst/div_out_2_reg_1__10_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.333 |    0.269 | 
     | normalizer_inst/psum_norm_2_reg_10_  | DA v        | DFXQD1 | 0.000 |   0.333 |    0.269 | 
     +------------------------------------------------------------------------------------------+ 
Path 425: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.249
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.174 |    0.110 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.229 |    0.166 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.249 |    0.185 | 
     | nst/U22                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.249 |    0.185 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 426: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.262
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.261 |    0.197 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.198 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 427: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.272
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.130 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.208 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.209 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 428: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.197 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.197 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 429: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.268
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^         |       |       |   0.192 |    0.129 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.252 |    0.188 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.268 |    0.204 | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.268 |    0.204 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 430: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_9_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.269
  Arrival Time                  0.333
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__9_ | CP ^        |        |       |   0.274 |    0.210 | 
     | normalizer_inst/div_out_2_reg_1__9_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.333 |    0.269 | 
     | normalizer_inst/psum_norm_2_reg_9_  | DA v        | DFXQD1 | 0.000 |   0.333 |    0.269 | 
     +-----------------------------------------------------------------------------------------+ 
Path 431: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_1_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__1_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.828
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__1_ | CP ^        |        |       |   0.767 |    0.704 | 
     | normalizer_inst/div_out_1_reg_1__1_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.828 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_1_  | DA v        | DFXQD1 | 0.000 |   0.828 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 432: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.274
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.172 |    0.109 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.237 |    0.174 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.258 |    0.195 | 
     | nst/mac_8in_instance/U114                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.274 |    0.210 | 
     | nst/mac_8in_instance/U278                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.274 |    0.210 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 433: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.197 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.261 |    0.197 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 434: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_3_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.828
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__3_ | CP ^        |        |       |   0.768 |    0.704 | 
     | normalizer_inst/div_out_1_reg_1__3_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.828 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_3_  | DA v        | DFXQD1 | 0.000 |   0.828 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 435: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.263
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.122 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.262 |    0.198 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.199 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 436: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.274
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.132 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.273 |    0.210 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.274 |    0.211 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 437: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.254
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.173 |    0.109 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.252 |    0.189 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.254 |    0.190 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 438: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.273
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.131 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.272 |    0.208 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.273 |    0.209 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 439: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.249
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |          |       |   0.173 |    0.109 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.229 |    0.165 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.249 |    0.185 | 
     | nst/U34                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1    | 0.000 |   0.249 |    0.185 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 440: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.271
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.129 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.207 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.208 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 441: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.296
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.194 |    0.131 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.261 |    0.197 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.020 |   0.281 |    0.217 | 
     | nst/mac_8in_instance/FE_OFC1924_key_q_16           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.296 |    0.232 | 
     | nst/mac_8in_instance/U274                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.296 |    0.232 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 442: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.197 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.197 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 443: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.260
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.196 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.196 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 444: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.275
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.134 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.210 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.275 |    0.211 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 445: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.197 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.197 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 446: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.297
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.196 |    0.132 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.075 |   0.270 |    0.206 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.015 |   0.286 |    0.222 | 
     | nst/mac_8in_instance/FE_OFC1150_q_temp_136         |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.012 |   0.297 |    0.233 | 
     | nst/mac_8in_instance/U272                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.297 |    0.233 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 447: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.249
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.109 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.249 |    0.185 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.249 |    0.185 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 448: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.274
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.118 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.242 |    0.193 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.242 |    0.193 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 378: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.320
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.258
     = Beginpoint Arrival Time       0.258
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.258 |    0.209 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.320 |    0.271 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.320 |    0.271 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 379: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.243
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.134 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.210 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.274 |    0.210 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 449: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_8_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.335
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__8_ | CP ^        |        |       |   0.275 |    0.211 | 
     | normalizer_inst/div_out_2_reg_1__8_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.335 |    0.271 | 
     | normalizer_inst/psum_norm_2_reg_8_  | DA v        | DFXQD1 | 0.000 |   0.335 |    0.271 | 
     +-----------------------------------------------------------------------------------------+ 
Path 450: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.271
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.125 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.271 |    0.207 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.207 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 451: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_4_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__4_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.828
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__4_ | CP ^        |        |       |   0.768 |    0.704 | 
     | normalizer_inst/div_out_1_reg_1__4_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.828 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_4_  | DA v        | DFXQD1 | 0.000 |   0.828 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 452: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.249
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.119 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.194 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.194 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 380: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.273
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.212 |    0.163 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.061 |   0.273 |    0.224 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.273 |    0.224 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 381: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.307
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.369
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.147 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.269 |    0.220 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.022 |   0.291 |    0.242 | 
     | nst/mac_8in_instance/U294                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.309 |    0.260 | 
     | nst/mac_8in_instance/U295                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> S v   | FA1D0   | 0.061 |   0.369 |    0.321 | 
     | nst/mac_8in_instance/intadd_137_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.369 |    0.321 | 
     | nst/product6_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 382: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.320
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.258
     = Beginpoint Arrival Time       0.258
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.258 |    0.209 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.320 |    0.271 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.320 |    0.271 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 383: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.251
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.189 |    0.140 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.251 |    0.202 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.251 |    0.202 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 384: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.243
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.109 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.249 |    0.185 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.185 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 453: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.275
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.132 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.274 |    0.210 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.275 |    0.211 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 454: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.231
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.244
  Arrival Time                  0.308
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.196 |    0.131 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.264 |    0.200 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.020 |   0.283 |    0.219 | 
     | nst/mac_8in_instance/U67                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.025 |   0.308 |    0.244 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.308 |    0.244 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 455: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.275
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.197 |    0.133 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.260 |    0.196 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.275 |    0.210 | 
     | nst/U27                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.275 |    0.210 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 456: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.268
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^         |       |       |   0.193 |    0.129 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.253 |    0.188 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/U10 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.268 |    0.204 | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.268 |    0.204 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 457: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.271
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.133 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.271 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 458: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.268
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.119 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.194 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.243 |    0.194 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 385: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.242
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.127 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.268 |    0.204 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.204 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 459: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.118 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.242 |    0.193 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.193 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 386: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.251
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.189 |    0.140 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.251 |    0.202 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.251 |    0.202 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 387: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.274
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.212 |    0.163 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.274 |    0.224 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.274 |    0.224 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 388: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.251
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.189 |    0.140 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.251 |    0.202 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.251 |    0.202 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 389: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.273
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.211
     = Beginpoint Arrival Time       0.211
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.211 |    0.162 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.273 |    0.224 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.273 |    0.224 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 390: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.383
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.318
     = Beginpoint Arrival Time       0.318
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.120 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.197 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.197 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 460: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.265
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.264 |    0.200 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.201 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 461: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.272
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.318 |    0.269 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.383 |    0.334 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.383 |    0.334 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 391: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.217
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.155 |    0.106 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.217 |    0.168 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.217 |    0.168 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 392: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.234
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.172 |    0.123 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.234 |    0.185 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.234 |    0.185 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 393: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.220
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.158 |    0.108 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.220 |    0.170 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.220 |    0.170 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 394: MET Hold Check with Pin normalizer_inst/AFIFO/genblk2_0__rd_ptr_
synchronizer/q_sync_regs_reg_1_/CP 
Endpoint:   normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchronizer/q_sync_regs_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchronizer/q_sync_regs_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.136
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.147
  Arrival Time                  0.196
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.135
     = Beginpoint Arrival Time       0.135
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^        |          |       |   0.135 |    0.086 | 
     | er/q_sync_regs_reg_0_                              |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^ -> Q v | DFKCNQD1 | 0.060 |   0.196 |    0.147 | 
     | er/q_sync_regs_reg_0_                              |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | D v         | DFKCNQD1 | 0.000 |   0.196 |    0.147 | 
     | er/q_sync_regs_reg_1_                              |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 395: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.218
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.155 |    0.106 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.218 |    0.168 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.218 |    0.168 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 396: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.220
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.158 |    0.108 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.220 |    0.170 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.220 |    0.170 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 397: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.242
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.255
  Arrival Time                  0.304
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.242
     = Beginpoint Arrival Time       0.242
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.242 |    0.192 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.304 |    0.255 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.304 |    0.255 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 398: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.234
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.171 |    0.122 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.234 |    0.184 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.234 |    0.184 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 399: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.252
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.189 |    0.140 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.252 |    0.202 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.252 |    0.202 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 400: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.317
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.380
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.317
     = Beginpoint Arrival Time       0.317
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.133 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.272 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.272 |    0.208 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 462: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.265 |    0.200 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.265 |    0.200 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 463: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.268
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.127 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.268 |    0.204 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.204 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 464: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.272
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.125 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.272 |    0.208 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.208 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 465: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.262
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.122 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.262 |    0.197 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.198 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 466: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.763
  Arrival Time                  0.828
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__6_ | CP ^        |        |       |   0.767 |    0.703 | 
     | normalizer_inst/div_out_1_reg_1__6_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.828 |    0.763 | 
     | normalizer_inst/psum_norm_1_reg_6_  | DA v        | DFXQD1 | 0.000 |   0.828 |    0.763 | 
     +-----------------------------------------------------------------------------------------+ 
Path 467: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.271
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.317 |    0.267 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.380 |    0.330 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.380 |    0.330 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 401: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.241
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.254
  Arrival Time                  0.304
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.241
     = Beginpoint Arrival Time       0.241
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.241 |    0.191 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.304 |    0.254 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.304 |    0.254 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 402: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.244
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.132 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.271 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.207 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 468: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.275
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.131 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.274 |    0.210 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.275 |    0.210 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 469: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.118 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.244 |    0.194 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.194 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 403: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.274
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.212 |    0.162 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.274 |    0.224 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.274 |    0.224 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 404: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.235
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.196 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.196 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 470: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.274
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.131 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.274 |    0.210 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.210 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 471: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.269
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.172 |    0.122 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.235 |    0.185 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.235 |    0.185 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 405: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.243
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.133 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.269 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.269 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 472: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.270
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |       |       |   0.194 |    0.130 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.254 |    0.190 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/U6  | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.270 |    0.206 | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.270 |    0.206 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 473: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.118 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.193 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.193 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 406: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.384
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.321
     = Beginpoint Arrival Time       0.321
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.321 |    0.271 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.384 |    0.334 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.384 |    0.334 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 407: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.274
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.212 |    0.162 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.274 |    0.224 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.274 |    0.224 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 408: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.244
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.122 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.196 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.196 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 474: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.122 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.197 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.197 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 475: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.247
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.171 |    0.106 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.064 |   0.235 |    0.170 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.247 |    0.183 | 
     | nst/U34                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.247 |    0.183 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 476: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.251
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.118 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.244 |    0.194 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.244 |    0.194 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 409: MET Hold Check with Pin normalizer_inst/state_div_2_reg/CP 
Endpoint:   normalizer_inst/state_div_2_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_1_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.623
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.635
  Arrival Time                  0.685
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.622
     = Beginpoint Arrival Time       0.622
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_1_reg | CP ^        |       |       |   0.622 |    0.571 | 
     | normalizer_inst/state_div_1_reg | CP ^ -> Q v | DFQD1 | 0.063 |   0.685 |    0.635 | 
     | normalizer_inst/state_div_2_reg | D v         | DFQD1 | 0.000 |   0.685 |    0.635 | 
     +------------------------------------------------------------------------------------+ 
Path 410: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.245
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.171 |    0.107 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.250 |    0.185 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.251 |    0.187 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 477: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.266
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^         |          |       |   0.191 |    0.126 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.247 |    0.182 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/U22 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.266 |    0.202 | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.266 |    0.202 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 478: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.274
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.118 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.245 |    0.194 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.245 |    0.195 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 411: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.324
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.115 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.075 |   0.241 |    0.190 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.029 |   0.270 |    0.219 | 
     | nst/mac_8in_instance/U312                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> Z v  | XOR3D1  | 0.054 |   0.324 |    0.273 | 
     | nst/mac_8in_instance/U218                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.324 |    0.273 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 412: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.244
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.131 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.273 |    0.209 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.274 |    0.210 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 479: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.275
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.117 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.244 |    0.193 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.194 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 413: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.235
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.171 |    0.121 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.235 |    0.184 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.235 |    0.184 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 414: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.238
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.251
  Arrival Time                  0.302
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.201 |    0.150 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.264 |    0.214 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.285 |    0.235 | 
     | nst/mac_8in_instance/U34                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.302 |    0.251 | 
     | nst/mac_8in_instance/U35                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.302 |    0.251 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 415: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.316
  Arrival Time                  0.367
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.303
     = Beginpoint Arrival Time       0.303
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.303 |    0.253 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.367 |    0.316 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.367 |    0.316 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 416: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.246
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.259
  Arrival Time                  0.309
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.134 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.275 |    0.210 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.275 |    0.211 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 480: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.268
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.126 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.268 |    0.203 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.203 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 481: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.247
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.203 |    0.153 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.070 |   0.274 |    0.223 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | INVD1 | 0.019 |   0.292 |    0.242 | 
     | nst/mac_8in_instance/U44                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.309 |    0.259 | 
     | nst/mac_8in_instance/U45                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.309 |    0.259 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 417: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.383
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.319
     = Beginpoint Arrival Time       0.319
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.319 |    0.269 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.383 |    0.332 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.383 |    0.332 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 418: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.246
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^         |       |       |   0.170 |    0.106 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.230 |    0.166 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/U11 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.247 |    0.182 | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.247 |    0.182 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 482: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.263
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.118 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.245 |    0.195 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.246 |    0.195 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 419: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.246
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.258
  Arrival Time                  0.309
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.203 |    0.153 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.070 |   0.274 |    0.223 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.290 |    0.239 | 
     | nst/mac_8in_instance/U61                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.309 |    0.258 | 
     | nst/mac_8in_instance/U22                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.309 |    0.258 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 420: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.244
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.122 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.262 |    0.197 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.198 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 483: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.118 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.244 |    0.194 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.194 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 421: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.323
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.114 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.073 |   0.238 |    0.187 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.032 |   0.269 |    0.218 | 
     | nst/mac_8in_instance/U309                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> Z v  | XOR3D1  | 0.053 |   0.323 |    0.272 | 
     | nst/mac_8in_instance/U210                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.323 |    0.272 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 422: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.275
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.212 |    0.161 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.275 |    0.224 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.224 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 423: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.235
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.171 |    0.120 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.235 |    0.184 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.235 |    0.184 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 424: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.245
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.127 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.265 |    0.200 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.200 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 484: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.275
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.133 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.275 |    0.210 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.275 |    0.211 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 485: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.274
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.197 |    0.133 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.054 |   0.252 |    0.187 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.274 |    0.209 | 
     | nst/U25                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.274 |    0.209 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 486: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.266
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.118 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.245 |    0.194 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.194 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 425: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.383
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.319
     = Beginpoint Arrival Time       0.319
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.319 |    0.268 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.383 |    0.332 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.383 |    0.332 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 426: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.245
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.259
  Arrival Time                  0.310
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.204 |    0.153 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.071 |   0.275 |    0.224 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | INVD1 | 0.021 |   0.296 |    0.245 | 
     | nst/mac_8in_instance/U41                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.013 |   0.310 |    0.259 | 
     | nst/mac_8in_instance/U42                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.310 |    0.259 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 427: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.372
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.125 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.265 |    0.201 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.201 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 487: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.266
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.125 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.266 |    0.201 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.201 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 488: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.290
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.145 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.076 |   0.273 |    0.222 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.017 |   0.290 |    0.238 | 
     | nst/mac_8in_instance/U278                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.310 |    0.259 | 
     | nst/mac_8in_instance/U280                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> S v   | FA1D0   | 0.062 |   0.372 |    0.321 | 
     | nst/mac_8in_instance/intadd_138_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.372 |    0.321 | 
     | nst/product5_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 428: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.246
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.123 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.251 |    0.186 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.264 |    0.200 | 
     | nst/mac_8in_instance/U66                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.025 |   0.290 |    0.225 | 
     | nst/mac_8in_instance/U67                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.290 |    0.225 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 489: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.267
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.118 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.245 |    0.194 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.246 |    0.195 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 429: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.253
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.189 |    0.138 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.253 |    0.202 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.253 |    0.202 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 430: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.333
  Arrival Time                  0.384
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |        |       |   0.191 |    0.140 | 
     | nst/query_q_reg_8_                                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1  | 0.084 |   0.276 |    0.224 | 
     | nst/query_q_reg_8_                                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1  | 0.029 |   0.305 |    0.254 | 
     | nst/mac_8in_instance/FE_OFC1094_q_temp_72          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D0  | 0.034 |   0.339 |    0.288 | 
     | nst/mac_8in_instance/U36                           |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> Z v   | BUFFD1 | 0.044 |   0.383 |    0.332 | 
     | nst/FE_PHC7849_product2_0                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1  | 0.001 |   0.384 |    0.333 | 
     | nst/product2_reg_reg_0_                            |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 431: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.242
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.254
  Arrival Time                  0.306
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.242
     = Beginpoint Arrival Time       0.242
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.242 |    0.191 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.306 |    0.254 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.306 |    0.254 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 432: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.275
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.212 |    0.160 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.275 |    0.224 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.224 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 433: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.242
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.254
  Arrival Time                  0.306
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.242
     = Beginpoint Arrival Time       0.242
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.242 |    0.190 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.306 |    0.254 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.306 |    0.254 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 434: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.276
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.212 |    0.160 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.276 |    0.224 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.276 |    0.224 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 435: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.241
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.254
  Arrival Time                  0.305
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.241
     = Beginpoint Arrival Time       0.241
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.241 |    0.190 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.305 |    0.254 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.305 |    0.254 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 436: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.275
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.212 |    0.160 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.275 |    0.224 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.224 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 437: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.307
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.320
  Arrival Time                  0.372
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.144 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.268 |    0.217 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.017 |   0.286 |    0.234 | 
     | nst/mac_8in_instance/U11                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.307 |    0.255 | 
     | nst/mac_8in_instance/U310                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> S v   | FA1D0   | 0.065 |   0.372 |    0.320 | 
     | nst/mac_8in_instance/intadd_136_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.372 |    0.320 | 
     | nst/product7_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 438: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.253
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.189 |    0.138 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.253 |    0.202 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.253 |    0.202 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 439: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.270
  Arrival Time                  0.322
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.257
     = Beginpoint Arrival Time       0.257
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.257 |    0.205 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.322 |    0.270 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.322 |    0.270 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 440: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product1_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.371
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.200 |    0.148 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.078 |   0.278 |    0.226 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.052 |   0.330 |    0.278 | 
     | nst/mac_8in_instance/U161                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> Z v   | OA31D0  | 0.041 |   0.371 |    0.319 | 
     | nst/mac_8in_instance/U162                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.371 |    0.319 | 
     | nst/product1_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 441: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product0_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product0_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.318
  Arrival Time                  0.370
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.143 | 
     | nst/key_q_reg_1_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.074 |   0.270 |    0.218 | 
     | nst/key_q_reg_1_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.019 |   0.289 |    0.237 | 
     | nst/mac_8in_instance/U246                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.308 |    0.256 | 
     | nst/mac_8in_instance/U248                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> S v   | FA1D0   | 0.062 |   0.370 |    0.318 | 
     | nst/mac_8in_instance/intadd_143_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.370 |    0.318 | 
     | nst/product0_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 442: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.220
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.155 |    0.103 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.220 |    0.168 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.220 |    0.168 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 443: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.245
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.129 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.267 |    0.202 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.202 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 490: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.120 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.196 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.196 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 491: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.262
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.122 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.262 |    0.197 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.197 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 492: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.122 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.261 |    0.196 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.196 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 493: MET Hold Check with Pin normalizer_inst/shift_reg_1__7__10_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.254
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__10_ | CP ^         |          |       |   0.157 |    0.092 | 
     | normalizer_inst/shift_reg_1__0__10_ | CP ^ -> Q v  | DFQD4    | 0.059 |   0.216 |    0.151 | 
     | normalizer_inst/FE_OFC2262_shift_90 | I v -> ZN ^  | INVD4    | 0.014 |   0.230 |    0.165 | 
     | normalizer_inst/U3                  | A1 ^ -> ZN v | MOAI22D1 | 0.024 |   0.254 |    0.189 | 
     | normalizer_inst/shift_reg_1__7__10_ | D v          | DFQD1    | 0.000 |   0.254 |    0.189 | 
     +--------------------------------------------------------------------------------------------+ 
Path 494: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.265 |    0.200 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.200 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 495: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.268
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.129 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.268 |    0.203 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.203 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 496: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.268
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.126 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.268 |    0.203 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.203 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 497: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_9_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.336
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__9_ | CP ^        |        |       |   0.275 |    0.210 | 
     | normalizer_inst/div_out_1_reg_0__9_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.336 |    0.271 | 
     | normalizer_inst/psum_norm_1_reg_9_  | DB v        | DFXQD4 | 0.000 |   0.336 |    0.271 | 
     +-----------------------------------------------------------------------------------------+ 
Path 498: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.236
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.158 |    0.093 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.064 |   0.222 |    0.157 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.236 |    0.171 | 
     | nst/U34                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.236 |    0.171 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 499: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.275
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.131 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.274 |    0.209 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.275 |    0.210 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 500: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.263
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.121 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.263 |    0.198 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.263 |    0.198 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 501: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.200 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.265 |    0.200 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 502: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.266
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.125 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.266 |    0.201 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.201 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 503: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.252
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.171 |    0.106 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.251 |    0.186 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.187 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 504: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.275
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.132 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.275 |    0.210 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.275 |    0.210 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 505: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.120 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.264 |    0.199 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.200 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 506: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.275
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.130 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.274 |    0.209 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.275 |    0.210 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 507: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.249
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |          |       |   0.173 |    0.108 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.054 |   0.227 |    0.162 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.249 |    0.184 | 
     | nst/U31                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1    | 0.000 |   0.249 |    0.184 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 508: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.266
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.125 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.265 |    0.200 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.266 |    0.201 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 509: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |       |       |   0.195 |    0.130 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.257 |    0.192 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/U10 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.273 |    0.207 | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.273 |    0.207 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 510: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.270
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.123 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.269 |    0.204 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.270 |    0.205 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 511: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.274
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.131 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.274 |    0.209 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.209 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 512: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.126 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.265 |    0.200 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.200 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 513: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_4_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__4_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.762
  Arrival Time                  0.828
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__4_ | CP ^        |        |       |   0.760 |    0.695 | 
     | normalizer_inst/div_out_2_reg_0__4_ | CP ^ -> Q v | DFQD1  | 0.067 |   0.828 |    0.762 | 
     | normalizer_inst/psum_norm_2_reg_4_  | DB v        | DFXQD1 | 0.000 |   0.828 |    0.762 | 
     +-----------------------------------------------------------------------------------------+ 
Path 514: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.292
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.189 |    0.123 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.253 |    0.188 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.278 |    0.212 | 
     | nst/mac_8in_instance/U39                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.292 |    0.226 | 
     | nst/mac_8in_instance/U40                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.292 |    0.226 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 515: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.263
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.121 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.263 |    0.197 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.198 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 516: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.236
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.158 |    0.093 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.215 |    0.150 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.020 |   0.236 |    0.170 | 
     | nst/U36                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.236 |    0.170 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 517: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.272
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.133 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.272 |    0.207 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.207 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 518: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.248
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^         |          |       |   0.172 |    0.107 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.229 |    0.163 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/U10 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.248 |    0.183 | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.248 |    0.183 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 519: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.250
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.108 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.250 |    0.184 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.185 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 520: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.262
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.116 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.245 |    0.193 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.193 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 444: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.246
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.122 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.262 |    0.197 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.197 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 521: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.263
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.115 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.246 |    0.193 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.246 |    0.194 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 445: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.382
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.140 | 
     | nst/key_q_reg_26_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.079 |   0.271 |    0.219 | 
     | nst/key_q_reg_26_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | AOI21D1 | 0.021 |   0.292 |    0.240 | 
     | nst/mac_8in_instance/U93                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v  | FA1D0   | 0.051 |   0.343 |    0.291 | 
     | nst/mac_8in_instance/U102                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN v | XNR2D1  | 0.039 |   0.382 |    0.329 | 
     | nst/mac_8in_instance/FE_RC_2154_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.382 |    0.330 | 
     | nst/product6_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 446: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.241
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.254
  Arrival Time                  0.306
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.241
     = Beginpoint Arrival Time       0.241
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.241 |    0.189 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.306 |    0.254 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.306 |    0.254 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 447: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.316
  Arrival Time                  0.368
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.303
     = Beginpoint Arrival Time       0.303
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.303 |    0.251 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.368 |    0.316 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.368 |    0.316 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 448: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.254
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.189 |    0.137 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.254 |    0.202 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.254 |    0.202 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 449: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.119 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.197 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.197 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 522: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.121 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.261 |    0.196 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.196 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 523: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.250
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.108 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.250 |    0.184 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.185 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 524: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.274
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.181 |    0.115 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.244 |    0.178 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.257 |    0.192 | 
     | nst/mac_8in_instance/U263                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.017 |   0.274 |    0.209 | 
     | nst/mac_8in_instance/U291                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.274 |    0.209 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 525: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.251
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |          |       |   0.173 |    0.108 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.230 |    0.165 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.020 |   0.251 |    0.185 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1    | 0.000 |   0.251 |    0.185 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 526: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.267
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.120 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.267 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 527: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.124 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.272 |    0.207 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.207 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 528: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.266
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.266 |    0.201 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.201 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 529: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.298
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.196 |    0.130 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.072 |   0.267 |    0.202 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.015 |   0.282 |    0.217 | 
     | nst/mac_8in_instance/FE_OFC1014_q_temp_152         |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.298 |    0.232 | 
     | nst/mac_8in_instance/U273                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.298 |    0.232 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 530: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^         |       |       |   0.176 |    0.111 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.237 |    0.172 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.254 |    0.188 | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.254 |    0.188 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 531: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
<<<<<<< HEAD
  Arrival Time                  0.237
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.171 |    0.118 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.237 |    0.184 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.237 |    0.184 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 450: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.245
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
  Arrival Time                  0.250
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.107 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.249 |    0.184 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.184 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 532: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.274
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.132 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.274 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 533: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_0_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__0_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.829
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__0_ | CP ^        |        |       |   0.767 |    0.702 | 
     | normalizer_inst/div_out_1_reg_1__0_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.829 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_0_  | DA v        | DFXQD1 | 0.000 |   0.829 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 534: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.115 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.245 |    0.193 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.193 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 451: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.385
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.319
     = Beginpoint Arrival Time       0.319
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.319 |    0.266 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.385 |    0.332 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.385 |    0.332 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 452: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.244
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.120 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.200 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.200 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 535: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.271
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.112 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.093 |   0.270 |    0.204 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.206 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 536: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.291
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.174 |    0.108 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.077 |   0.250 |    0.185 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.025 |   0.275 |    0.210 | 
     | nst/mac_8in_instance/FE_OFC1057_q_temp_36          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.291 |    0.226 | 
     | nst/mac_8in_instance/U274                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.291 |    0.226 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 537: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.131 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.272 |    0.207 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.207 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 538: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.274
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.114 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.244 |    0.191 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.191 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 453: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.247
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.132 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.208 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.208 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 539: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.255
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.116 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.247 |    0.194 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.194 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 454: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.238
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.251
  Arrival Time                  0.304
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.201 |    0.148 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.264 |    0.211 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.021 |   0.285 |    0.232 | 
     | nst/mac_8in_instance/U55                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.304 |    0.251 | 
     | nst/mac_8in_instance/U23                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.304 |    0.251 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 455: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.331
  Arrival Time                  0.384
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.318
     = Beginpoint Arrival Time       0.318
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.318 |    0.266 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.384 |    0.331 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.384 |    0.331 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 456: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.387
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.191 |    0.138 | 
     | nst/query_q_reg_13_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.084 |   0.275 |    0.222 | 
     | nst/query_q_reg_13_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v  | AN4D0 | 0.035 |   0.311 |    0.258 | 
     | nst/mac_8in_instance/U70                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.038 |   0.349 |    0.296 | 
     | nst/mac_8in_instance/intadd_124_U4                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v  | FA1D0 | 0.038 |   0.387 |    0.334 | 
     | nst/mac_8in_instance/intadd_124_U3                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.387 |    0.334 | 
     | nst/product3_reg_reg_3_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 457: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.270
  Arrival Time                  0.323
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.257
     = Beginpoint Arrival Time       0.257
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.257 |    0.204 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.323 |    0.270 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.323 |    0.270 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 458: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_2_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.325
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.107 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.188 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.002 |   0.255 |    0.189 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 540: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.290
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.172 |    0.106 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.241 |    0.175 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.034 |   0.275 |    0.209 | 
     | nst/mac_8in_instance/U99                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.290 |    0.225 | 
     | nst/mac_8in_instance/U277                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.290 |    0.225 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 541: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.120 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.263 |    0.197 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.198 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 542: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.269
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.269 |    0.203 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.203 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 543: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.128 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.268 |    0.202 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.202 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 544: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.250
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.107 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.249 |    0.184 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.250 |    0.184 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 545: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.268 |    0.202 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.202 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 546: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.276
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.132 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.275 |    0.209 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.276 |    0.210 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 547: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.257
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.256 |    0.190 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.257 |    0.191 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 548: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.250
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.108 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.250 |    0.184 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.185 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 549: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.115 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.190 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A3 v -> Z v | AN4D0 | 0.039 |   0.282 |    0.229 | 
     | nst/mac_8in_instance/U90                           |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v | FA1D0 | 0.042 |   0.325 |    0.272 | 
     | nst/mac_8in_instance/intadd_189_U4                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.325 |    0.272 | 
     | nst/product2_reg_reg_2_                            |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 459: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.243
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.256
  Arrival Time                  0.310
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.121 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.263 |    0.197 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.197 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 550: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.250
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.108 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.250 |    0.184 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.250 |    0.185 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 551: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.291
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.204 |    0.151 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.273 |    0.220 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.292 |    0.239 | 
     | nst/mac_8in_instance/U60                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.310 |    0.256 | 
     | nst/mac_8in_instance/U61                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.310 |    0.256 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 460: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.331
  Arrival Time                  0.385
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.321
     = Beginpoint Arrival Time       0.321
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.321 |    0.268 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.385 |    0.331 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.385 |    0.331 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 461: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.238
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.172 |    0.119 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.238 |    0.185 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.238 |    0.185 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 462: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.247
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.122 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.252 |    0.186 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.271 |    0.205 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.291 |    0.225 | 
     | nst/mac_8in_instance/U75                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.291 |    0.225 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 552: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.266
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.266 |    0.200 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.200 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 553: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.266
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.191 |    0.125 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.054 |   0.246 |    0.180 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.266 |    0.200 | 
     | nst/U24                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.266 |    0.200 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 554: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.131 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.272 |    0.206 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.206 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 555: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.259
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.180 |    0.114 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.065 |   0.245 |    0.179 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.259 |    0.194 | 
     | nst/U38                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.259 |    0.194 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 556: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.275
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.129 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.275 |    0.209 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.209 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 557: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.267
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.126 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.267 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 558: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.130 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.272 |    0.206 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.206 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 559: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.187 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.254 |    0.188 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 560: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.251
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.108 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.250 |    0.184 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.185 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 561: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.116 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.247 |    0.193 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.193 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 463: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.270
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.127 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.273 |    0.207 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.207 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 562: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.119 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.197 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.197 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 563: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.269
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.269 |    0.202 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.202 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 564: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.251
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.107 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.250 |    0.184 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.251 |    0.185 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 565: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_3_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.756
  Arrival Time                  0.822
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__3_ | CP ^        |        |       |   0.760 |    0.694 | 
     | normalizer_inst/div_out_2_reg_1__3_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.822 |    0.756 | 
     | normalizer_inst/psum_norm_2_reg_3_  | DA v        | DFXQD1 | 0.000 |   0.822 |    0.756 | 
     +-----------------------------------------------------------------------------------------+ 
Path 566: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.270
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.142 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.270 |    0.216 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.216 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 464: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.387
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.139 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.079 |   0.271 |    0.217 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.071 |   0.342 |    0.289 | 
     | nst/mac_8in_instance/U189                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.046 |   0.387 |    0.334 | 
     | nst/mac_8in_instance/U21                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.387 |    0.334 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 465: MET Hold Check with Pin normalizer_inst/shift_reg_0__7__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_80_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.537
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.549
  Arrival Time                  0.602
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                         |             |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_80_  | CP ^        |        |       |   0.205 |    0.151 | 
     | core1_inst/psum_mem_instance/Q_reg_80_  | CP ^ -> Q v | DFQD1  | 0.078 |   0.283 |    0.229 | 
     | normalizer_inst/FE_PHC5380_out_core1_80 | I v -> Z v  | CKBD0  | 0.068 |   0.351 |    0.298 | 
     | normalizer_inst/FE_PHC8607_out_core1_80 | I v -> Z v  | CKBD0  | 0.067 |   0.418 |    0.364 | 
     | normalizer_inst/FE_PHC7827_out_core1_80 | I v -> Z v  | CKBD0  | 0.041 |   0.458 |    0.405 | 
     | normalizer_inst/FE_PHC7372_out_core1_80 | I v -> Z v  | CKBD0  | 0.029 |   0.488 |    0.434 | 
     | normalizer_inst/FE_PHC6442_out_core1_80 | I v -> Z v  | CKBD0  | 0.062 |   0.549 |    0.496 | 
     | normalizer_inst/U15503                  | B2 v -> Z v | AO22D0 | 0.053 |   0.602 |    0.549 | 
     | normalizer_inst/shift_reg_0__7__3_      | D v         | DFQD1  | 0.000 |   0.602 |    0.549 | 
     +---------------------------------------------------------------------------------------------+ 
Path 466: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.237
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.171 |    0.118 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.237 |    0.184 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.237 |    0.184 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 467: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.277
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.212 |    0.158 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.277 |    0.224 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.224 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 468: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.277
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.212 |    0.158 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.277 |    0.224 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.224 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 469: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.241
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.253
  Arrival Time                  0.307
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.241
     = Beginpoint Arrival Time       0.241
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.241 |    0.188 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.307 |    0.253 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.307 |    0.253 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 470: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.125 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.270 |    0.204 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.204 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 567: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.253
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.252 |    0.186 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.253 |    0.187 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 568: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.264
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.119 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.263 |    0.197 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.001 |   0.264 |    0.198 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 569: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.129 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.272 |    0.206 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.206 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 570: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.267
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.126 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.267 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.201 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 571: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.127 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.268 |    0.202 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.202 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 572: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.265
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^         |          |       |   0.189 |    0.122 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.244 |    0.178 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/U11 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.265 |    0.199 | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.265 |    0.199 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 573: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.274
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |          |       |   0.195 |    0.129 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.251 |    0.184 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/U26 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.274 |    0.208 | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.274 |    0.208 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 574: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.274
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.132 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.274 |    0.207 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.207 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 575: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.132 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.273 |    0.207 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.273 |    0.207 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 576: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.271
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.111 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.093 |   0.270 |    0.204 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.205 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 577: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.264
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.120 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.263 |    0.197 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.264 |    0.197 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 578: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.120 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.263 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 579: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.274
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.132 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.207 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.208 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 580: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
<<<<<<< HEAD
= Required Time                 0.201
  Arrival Time                  0.255
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.189 |    0.136 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.255 |    0.201 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.201 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 471: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.242
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.254
  Arrival Time                  0.307
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.242
     = Beginpoint Arrival Time       0.242
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.242 |    0.189 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.307 |    0.254 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.307 |    0.254 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 472: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.221
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.155 |    0.102 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.221 |    0.168 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.221 |    0.168 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 473: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.238
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.172 |    0.118 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.238 |    0.184 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.238 |    0.184 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 474: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.335
  Arrival Time                  0.388
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.139 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.082 |   0.274 |    0.221 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | AOI21D1 | 0.022 |   0.296 |    0.243 | 
     | nst/mac_8in_instance/U180                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.044 |   0.340 |    0.287 | 
     | nst/mac_8in_instance/U188                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> Z v  | XOR3D1  | 0.048 |   0.388 |    0.335 | 
     | nst/mac_8in_instance/U329                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.388 |    0.335 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 475: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
=======
= Required Time                 0.202
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.126 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.268 |    0.202 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.202 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 581: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.268 |    0.202 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.202 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 582: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | CP ^         |          |       |   0.192 |    0.125 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.248 |    0.181 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/U5  | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.268 |    0.201 | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.268 |    0.201 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 583: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.264
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.118 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.264 |    0.197 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.197 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 584: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.127 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.268 |    0.201 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.201 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 585: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.129 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.273 |    0.207 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.207 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 586: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
23_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.247
  Arrival Time                  0.314
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.195 |    0.129 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.056 |   0.252 |    0.185 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.028 |   0.280 |    0.213 | 
     | nst/mac_8in_instance/U158                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> Z v   | OA31D1  | 0.034 |   0.314 |    0.247 | 
     | nst/mac_8in_instance/U159                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.314 |    0.247 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 587: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
12_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.296
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.195 |    0.129 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.073 |   0.268 |    0.202 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.015 |   0.283 |    0.216 | 
     | nst/mac_8in_instance/FE_OFC1119_q_temp_140         |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.296 |    0.230 | 
     | nst/mac_8in_instance/U270                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.296 |    0.230 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 588: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.270
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.124 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.270 |    0.203 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.203 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 589: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.313
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.195 |    0.129 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.074 |   0.270 |    0.203 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD1 | 0.026 |   0.295 |    0.229 | 
     | nst/mac_8in_instance/U39                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.017 |   0.313 |    0.246 | 
     | nst/mac_8in_instance/U41                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.313 |    0.246 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 590: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.251
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | CP ^         |          |       |   0.174 |    0.107 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.230 |    0.164 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/U10 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.251 |    0.184 | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.251 |    0.184 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 591: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.121 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.273 |    0.206 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.207 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 592: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.267
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.119 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.266 |    0.200 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.267 |    0.201 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 593: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.269
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.127 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.269 |    0.202 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.203 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 594: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.278
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^         |          |       |   0.199 |    0.133 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.257 |    0.191 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/U20 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.278 |    0.212 | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.278 |    0.212 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 595: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.269
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^         |          |       |   0.191 |    0.125 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.247 |    0.181 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/U22 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.269 |    0.202 | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.269 |    0.202 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 596: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.266
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.123 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.266 |    0.199 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.200 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 597: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.271
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.204 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.204 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 598: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.275
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.129 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.079 |   0.275 |    0.208 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.208 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 599: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.267
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.119 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.267 |    0.200 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.200 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 600: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^         |          |       |   0.191 |    0.124 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.246 |    0.180 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/U23 | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.268 |    0.201 | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.268 |    0.201 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 601: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.274
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^         |          |       |   0.195 |    0.129 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.057 |   0.252 |    0.185 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.022 |   0.274 |    0.208 | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.274 |    0.208 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 602: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.270
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.128 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.270 |    0.203 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.204 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 603: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.276
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.172 |    0.105 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.066 |   0.238 |    0.171 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.022 |   0.260 |    0.194 | 
     | nst/mac_8in_instance/U264                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.276 |    0.210 | 
     | nst/mac_8in_instance/U276                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.276 |    0.210 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 604: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.269
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | CP ^         |          |       |   0.192 |    0.126 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.249 |    0.182 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/U22 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.269 |    0.203 | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.269 |    0.203 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 605: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.298
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.154 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.077 |   0.298 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.298 |    0.231 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 606: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.264
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.120 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.263 |    0.196 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.197 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 607: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.221
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.298
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.154 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.298 |    0.231 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.298 |    0.231 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 608: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.259
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.180 |    0.114 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.238 |    0.171 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.021 |   0.259 |    0.193 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.259 |    0.193 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 609: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.275
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.122 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.275 |    0.208 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.275 |    0.208 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 610: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.276
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.129 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.276 |    0.209 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.209 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 611: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.263
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.120 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.263 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.196 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 612: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.274
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |          |       |   0.195 |    0.128 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.252 |    0.185 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.022 |   0.274 |    0.207 | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.274 |    0.207 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 613: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.269
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |       |       |   0.191 |    0.124 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.252 |    0.185 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/U9  | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.269 |    0.202 | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.269 |    0.202 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 614: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.264
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.119 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.263 |    0.196 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.264 |    0.197 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 615: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.251
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.106 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.251 |    0.184 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.251 |    0.184 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 616: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.273
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.126 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.273 |    0.206 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.273 |    0.206 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 617: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
<<<<<<< HEAD
  Arrival Time                  0.237
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.171 |    0.118 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.237 |    0.184 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.237 |    0.184 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 476: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.246
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
  Arrival Time                  0.251
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.106 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.251 |    0.184 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.251 |    0.184 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 618: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.266
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.124 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.266 |    0.199 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.199 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 619: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.279
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.186 |    0.118 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.250 |    0.183 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.016 |   0.266 |    0.199 | 
     | nst/mac_8in_instance/U27                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.013 |   0.279 |    0.212 | 
     | nst/mac_8in_instance/U28                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.279 |    0.212 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 620: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.264
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.118 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.264 |    0.196 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.196 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 621: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.263
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.119 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.196 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.196 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 622: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.276
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |          |       |   0.197 |    0.130 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.057 |   0.254 |    0.187 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.022 |   0.276 |    0.209 | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.276 |    0.209 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 623: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.273
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.131 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.273 |    0.206 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.206 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 624: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.250
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |          |       |   0.171 |    0.103 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.228 |    0.161 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.022 |   0.250 |    0.183 | 
     | nst/U24                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1    | 0.000 |   0.250 |    0.183 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 625: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.267
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.124 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.267 |    0.200 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.200 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 626: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.266
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.122 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.266 |    0.198 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.266 |    0.199 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 627: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.250
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.172 |    0.105 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.229 |    0.161 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.250 |    0.183 | 
     | nst/U23                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.250 |    0.183 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 628: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.272
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.131 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.272 |    0.205 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.205 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 629: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.273
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.131 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.273 |    0.206 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.206 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 630: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.270
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |       |       |   0.192 |    0.125 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.252 |    0.185 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.270 |    0.203 | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.270 |    0.203 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 631: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.254
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.114 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.246 |    0.192 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.192 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 477: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.244
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.257
  Arrival Time                  0.310
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.205 |    0.151 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.070 |   0.275 |    0.221 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.291 |    0.237 | 
     | nst/mac_8in_instance/U70                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.310 |    0.257 | 
     | nst/mac_8in_instance/U71                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.310 |    0.257 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 478: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.244
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.173 |    0.105 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.252 |    0.185 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.254 |    0.186 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 632: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.276
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.128 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.276 |    0.209 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.209 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 633: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.273
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.128 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.273 |    0.206 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.206 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 634: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.269
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.113 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.244 |    0.190 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.190 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 479: MET Clock Gating Hold Check with Pin gclk_inst1/U2/A2 
Endpoint:   gclk_inst1/U2/A1         (^) checked with trailing edge of 'clk1'
Beginpoint: gclk_inst1/gate_en_reg/Q (^) triggered by trailing edge of 'clk1'
Path Groups: {reg2cgate}
Analysis View: BC_VIEW
Other End Arrival Time          0.518
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.518
  Arrival Time                  0.572
  Slack Time                    0.054
     Clock Fall Edge                 0.500
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.518
     +---------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |  Cell | Delay | Arrival | Required | 
     |                        |             |       |       |  Time   |   Time   | 
     |------------------------+-------------+-------+-------+---------+----------| 
     | gclk_inst1/gate_en_reg | EN v        |       |       |   0.518 |    0.464 | 
     | gclk_inst1/gate_en_reg | EN v -> Q ^ | LNQD1 | 0.054 |   0.572 |    0.518 | 
     | gclk_inst1/U2          | A1 ^        | AN2D8 | 0.000 |   0.572 |    0.518 | 
     +---------------------------------------------------------------------------+ 
Path 480: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.278
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.212 |    0.158 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.278 |    0.224 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.278 |    0.224 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 481: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
19_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.373
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.269 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.202 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 635: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.268 |    0.200 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.201 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 636: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.255
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |          |       |   0.176 |    0.109 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.231 |    0.164 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/U26 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.255 |    0.187 | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.255 |    0.187 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 637: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.268 |    0.201 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.201 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 638: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.275
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^         |       |       |   0.195 |    0.128 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.257 |    0.189 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/U10 | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.275 |    0.208 | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.275 |    0.208 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 639: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.266
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.119 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.265 |    0.198 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.198 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 640: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.267
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.117 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.266 |    0.199 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.267 |    0.200 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 641: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.119 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.264 |    0.196 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.264 |    0.197 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 642: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.292
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.194 |    0.140 | 
     | nst/query_q_reg_19_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.088 |   0.282 |    0.228 | 
     | nst/query_q_reg_19_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.049 |   0.330 |    0.276 | 
     | nst/mac_8in_instance/U132                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> Z v   | OA31D0  | 0.043 |   0.373 |    0.319 | 
     | nst/mac_8in_instance/U133                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.373 |    0.319 | 
     | nst/product4_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 482: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.278
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.212 |    0.158 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.278 |    0.224 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.278 |    0.224 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 483: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.270
  Slack Time                    0.054
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.196 |    0.128 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.260 |    0.192 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.274 |    0.206 | 
     | nst/mac_8in_instance/U69                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.292 |    0.225 | 
     | nst/mac_8in_instance/U70                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.292 |    0.225 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 643: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.263
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.119 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.196 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.196 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 644: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.274
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.126 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.207 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.207 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 645: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.272
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.272 |    0.205 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.205 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 646: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.250
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.171 |    0.103 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.229 |    0.162 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.021 |   0.250 |    0.182 | 
     | nst/U36                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.250 |    0.182 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 647: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.271
  Slack Time                    0.068
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.140 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.270 |    0.216 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.216 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 484: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.270
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.126 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.270 |    0.203 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.203 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 648: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.252
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.141 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.270 |    0.216 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.216 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 485: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.271
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.105 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.251 |    0.183 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.184 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 649: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.763
  Arrival Time                  0.831
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__7_ | CP ^        |        |       |   0.767 |    0.699 | 
     | normalizer_inst/div_out_1_reg_1__7_ | CP ^ -> Q v | DFQD1  | 0.063 |   0.830 |    0.763 | 
     | normalizer_inst/psum_norm_1_reg_7_  | DA v        | DFXQD1 | 0.000 |   0.831 |    0.763 | 
     +-----------------------------------------------------------------------------------------+ 
Path 650: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.252
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.141 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.216 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.216 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 486: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.246
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.258
  Arrival Time                  0.312
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.105 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.251 |    0.183 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.001 |   0.252 |    0.184 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 651: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.313
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.204 |    0.150 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.071 |   0.275 |    0.221 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.291 |    0.237 | 
     | nst/mac_8in_instance/U64                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.312 |    0.258 | 
     | nst/mac_8in_instance/U65                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.312 |    0.258 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 487: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.194 |    0.126 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.263 |    0.195 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.026 |   0.289 |    0.221 | 
     | nst/mac_8in_instance/U49                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.024 |   0.313 |    0.245 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.313 |    0.245 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 652: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.150
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.159
  Arrival Time                  0.227
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.150
     = Beginpoint Arrival Time       0.150
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | CP ^         |          |       |   0.150 |    0.082 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.205 |    0.137 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/U8  | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.227 |    0.159 | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.227 |    0.159 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 653: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_0_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__0_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.769
  Arrival Time                  0.837
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__0_ | CP ^        |        |       |   0.768 |    0.700 | 
     | normalizer_inst/div_out_1_reg_0__0_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.837 |    0.769 | 
     | normalizer_inst/psum_norm_1_reg_0_  | DB v        | DFXQD1 | 0.000 |   0.837 |    0.769 | 
     +-----------------------------------------------------------------------------------------+ 
Path 654: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.268 |    0.201 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.201 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 655: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.314
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.195 |    0.128 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.265 |    0.197 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD0 | 0.033 |   0.298 |    0.230 | 
     | nst/mac_8in_instance/U34                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.314 |    0.246 | 
     | nst/mac_8in_instance/U35                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.314 |    0.246 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 656: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.273 |    0.205 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.273 |    0.205 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 657: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.266
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.124 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.266 |    0.199 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.199 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 658: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.119 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.196 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.196 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 659: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.265
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.117 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.197 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.197 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 660: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.255
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.173 |    0.105 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.185 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.255 |    0.187 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 661: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.269
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.269 |    0.201 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.201 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 662: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.270
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.126 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.202 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.202 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 663: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.267
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.124 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.267 |    0.199 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.199 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 664: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
col_inst/product2_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/
Q       (^) triggered by  leading edge of 'clk2'
<<<<<<< HEAD
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.326
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.293
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.110 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.076 |   0.241 |    0.187 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.031 |   0.272 |    0.217 | 
     | nst/mac_8in_instance/U306                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> Z v  | XOR3D1  | 0.054 |   0.326 |    0.272 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.326 |    0.272 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 488: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.320
  Arrival Time                  0.374
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.200 |    0.146 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.075 |   0.276 |    0.221 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | AOI21D1 | 0.019 |   0.295 |    0.241 | 
     | nst/mac_8in_instance/U123                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S v  | FA1D0   | 0.049 |   0.344 |    0.290 | 
     | nst/mac_8in_instance/U131                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN v | XNR2D1  | 0.030 |   0.374 |    0.320 | 
     | nst/mac_8in_instance/FE_RC_2145_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.374 |    0.320 | 
     | nst/product4_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 489: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.271
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.104 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.065 |   0.237 |    0.169 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.262 |    0.194 | 
     | nst/mac_8in_instance/U306                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.031 |   0.293 |    0.225 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.293 |    0.225 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 665: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.270
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.122 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.270 |    0.202 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.202 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 666: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.258
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.179 |    0.111 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.236 |    0.168 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.258 |    0.190 | 
     | nst/U25                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.258 |    0.190 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 667: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.276
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.126 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.276 |    0.208 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.208 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 668: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.271
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^         |          |       |   0.192 |    0.124 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.248 |    0.179 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/U26 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.271 |    0.203 | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.271 |    0.203 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 669: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.271
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.196 |    0.128 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.271 |    0.203 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.203 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 670: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.141 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.216 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.271 |    0.216 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 490: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.248
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.273 |    0.205 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.205 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 671: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |          |       |   0.194 |    0.126 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.250 |    0.182 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.273 |    0.205 | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.273 |    0.205 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 672: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_1_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__1_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.769
  Arrival Time                  0.838
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__1_ | CP ^        |        |       |   0.768 |    0.699 | 
     | normalizer_inst/div_out_1_reg_0__1_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.837 |    0.769 | 
     | normalizer_inst/psum_norm_1_reg_1_  | DB v        | DFXQD1 | 0.000 |   0.838 |    0.769 | 
     +-----------------------------------------------------------------------------------------+ 
Path 673: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.270
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.114 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.248 |    0.194 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.194 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 491: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.386
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.319
     = Beginpoint Arrival Time       0.319
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.319 |    0.265 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.386 |    0.332 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.386 |    0.332 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 492: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.270
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.126 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.270 |    0.202 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.202 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 674: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.118 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.195 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.264 |    0.195 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 675: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.276
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.276 |    0.208 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.208 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 676: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.279
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.116 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.247 |    0.179 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.261 |    0.193 | 
     | nst/mac_8in_instance/U73                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.279 |    0.211 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.279 |    0.211 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 677: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.140 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.270 |    0.215 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.270 |    0.215 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 493: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.278
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.211
     = Beginpoint Arrival Time       0.211
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.211 |    0.157 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.278 |    0.224 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.278 |    0.224 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 494: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.316
  Arrival Time                  0.370
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.303
     = Beginpoint Arrival Time       0.303
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.303 |    0.249 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.370 |    0.316 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.370 |    0.316 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 495: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.248
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.118 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.264 |    0.196 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.196 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 678: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.265
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.113 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.248 |    0.193 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.193 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 496: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.317
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.329
  Arrival Time                  0.384
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.317
     = Beginpoint Arrival Time       0.317
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.317 |    0.262 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.384 |    0.329 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.384 |    0.329 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 497: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product0_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.384
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.192 |    0.137 | 
     | nst/query_q_reg_1_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.078 |   0.270 |    0.216 | 
     | nst/query_q_reg_1_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> Z v  | AN4D0 | 0.038 |   0.308 |    0.253 | 
     | nst/mac_8in_instance/U68                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.038 |   0.346 |    0.291 | 
     | nst/mac_8in_instance/intadd_135_U4                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S v  | FA1D0 | 0.038 |   0.384 |    0.330 | 
     | nst/mac_8in_instance/intadd_135_U3                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.384 |    0.330 | 
     | nst/product0_reg_reg_3_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 498: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.248
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.117 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.264 |    0.196 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.197 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 679: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.194 |    0.126 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.252 |    0.183 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.022 |   0.273 |    0.205 | 
     | nst/U33                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.273 |    0.205 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 680: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.270
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.114 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.248 |    0.193 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.193 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 499: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.327
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.109 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.078 |   0.242 |    0.187 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.032 |   0.275 |    0.219 | 
     | nst/mac_8in_instance/U300                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.053 |   0.327 |    0.272 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.327 |    0.272 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 500: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.248
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.202 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.202 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 681: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.269
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.112 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.248 |    0.192 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.192 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 501: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_1_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__1_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.386
  Arrival Time                  2.441
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.382
     = Beginpoint Arrival Time       2.382
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__1_ | CP ^        |        |       |   2.382 |    2.326 | 
     | normalizer_inst/div_out_1_reg_1__1_ | CP ^ -> Q v | DFQD1  | 0.060 |   2.441 |    2.386 | 
     | normalizer_inst/psum_norm_1_reg_1_  | DA v        | DFXQD2 | 0.000 |   2.441 |    2.386 | 
     +-----------------------------------------------------------------------------------------+ 
Path 502: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.380
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.377
  Arrival Time                  2.432
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.372
     = Beginpoint Arrival Time       2.372
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__7_ | CP ^        |        |       |   2.372 |    2.317 | 
     | normalizer_inst/div_out_1_reg_1__7_ | CP ^ -> Q v | DFQD1  | 0.060 |   2.432 |    2.377 | 
     | normalizer_inst/psum_norm_1_reg_7_  | DA v        | DFXQD2 | 0.000 |   2.432 |    2.377 | 
     +-----------------------------------------------------------------------------------------+ 
Path 503: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.246
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.269 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 682: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.268
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.111 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.246 |    0.191 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.191 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 504: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.244
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.256
  Arrival Time                  0.312
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.267 |    0.199 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.268 |    0.200 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 683: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.255
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^         |       |       |   0.175 |    0.107 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.238 |    0.170 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/U28 | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.255 |    0.187 | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.255 |    0.187 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 684: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add3_reg_l1_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add3_reg_l1_
reg_0_/D  (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.206 |    0.151 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.275 |    0.220 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.293 |    0.238 | 
     | nst/mac_8in_instance/U66                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.312 |    0.256 | 
     | nst/mac_8in_instance/U67                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.312 |    0.256 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 505: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.246
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.179 |    0.110 | 
     | nst/product6_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.062 |   0.240 |    0.172 | 
     | nst/product6_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN v | IAO21D0 | 0.033 |   0.273 |    0.205 | 
     | nst/U54                                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.273 |    0.205 | 
     | nst/add3_reg_l1_reg_0_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 685: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.252
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.172 |    0.104 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.230 |    0.162 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.021 |   0.252 |    0.184 | 
     | nst/U27                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.252 |    0.184 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 686: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.273 |    0.205 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.205 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 687: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.276
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.130 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.276 |    0.208 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.276 |    0.208 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 688: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.265
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.111 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.246 |    0.190 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.190 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 506: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.205
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.217
  Arrival Time                  0.272
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.119 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.265 |    0.196 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.265 |    0.196 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 689: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.274
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.127 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.079 |   0.274 |    0.206 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.274 |    0.206 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 690: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.275
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.121 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.275 |    0.206 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.207 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 691: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.269
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.140 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.272 |    0.216 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.217 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 507: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product2_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.302
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.314
  Arrival Time                  0.370
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.269 |    0.200 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.200 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 692: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.265
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.118 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.265 |    0.196 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.197 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 693: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.270
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.122 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.270 |    0.202 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.202 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 694: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.266
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.118 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.265 |    0.197 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.197 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 695: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.271
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.271 |    0.202 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.202 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 696: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.118 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.196 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.196 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 697: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.250
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.171 |    0.102 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.228 |    0.160 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.250 |    0.182 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.250 |    0.182 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 698: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.118 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.196 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.196 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 699: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.277
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.130 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.277 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.208 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 700: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.265
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.116 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.196 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.196 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 701: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.301
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.139 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.085 |   0.280 |    0.224 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.042 |   0.322 |    0.266 | 
     | nst/mac_8in_instance/U102                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> Z v   | OA31D0  | 0.048 |   0.370 |    0.314 | 
     | nst/mac_8in_instance/U103                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.370 |    0.314 | 
     | nst/product2_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 508: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.250
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.113 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.250 |    0.194 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.194 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 509: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.249
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.113 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.249 |    0.193 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.193 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 510: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.272
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.140 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.272 |    0.216 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.216 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 511: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_3_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.387
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.384
  Arrival Time                  2.440
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.379
     = Beginpoint Arrival Time       2.379
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__3_ | CP ^        |        |       |   2.379 |    2.323 | 
     | normalizer_inst/div_out_2_reg_1__3_ | CP ^ -> Q v | DFQD1  | 0.060 |   2.440 |    2.384 | 
     | normalizer_inst/psum_norm_2_reg_3_  | DA v        | DFXQD2 | 0.000 |   2.440 |    2.384 | 
     +-----------------------------------------------------------------------------------------+ 
Path 512: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product3_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.301
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.314
  Arrival Time                  0.370
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.127 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.261 |    0.193 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.021 |   0.282 |    0.213 | 
     | nst/mac_8in_instance/U282                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.301 |    0.233 | 
     | nst/mac_8in_instance/U283                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.301 |    0.233 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 702: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.271
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | CP ^         |          |       |   0.191 |    0.123 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.248 |    0.180 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/U21 | A1 ^ -> ZN v | AOI221D0 | 0.023 |   0.271 |    0.203 | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.271 |    0.203 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 703: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.307
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.199 |    0.143 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.083 |   0.282 |    0.226 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.054 |   0.337 |    0.281 | 
     | nst/mac_8in_instance/U174                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> Z v   | OA31D1  | 0.034 |   0.370 |    0.314 | 
     | nst/mac_8in_instance/U175                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.370 |    0.314 | 
     | nst/product3_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 513: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.271
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.119 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.061 |   0.249 |    0.180 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.274 |    0.205 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.033 |   0.307 |    0.238 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.307 |    0.238 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 704: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.298
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.193 |    0.125 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.258 |    0.190 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.020 |   0.279 |    0.210 | 
     | nst/mac_8in_instance/U82                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.298 |    0.229 | 
     | nst/mac_8in_instance/U276                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.298 |    0.229 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 705: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.274
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.139 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.271 |    0.215 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.215 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 514: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.205
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.273
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.206 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.206 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 706: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.151
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.230
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.151
     = Beginpoint Arrival Time       0.151
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |          |       |   0.151 |    0.082 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.206 |    0.138 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/U25 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.230 |    0.161 | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.230 |    0.161 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 707: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.272
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.139 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.272 |    0.216 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.216 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 515: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.271
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.126 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.203 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.203 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 708: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.260
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.138 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.271 |    0.214 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.271 |    0.215 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 516: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.249
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.259 |    0.190 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.191 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 709: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.257
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.112 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.249 |    0.193 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.193 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 517: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.250
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.256 |    0.187 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.257 |    0.188 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 710: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.264
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.113 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.250 |    0.193 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.193 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 518: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.250
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.117 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.194 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.264 |    0.195 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 711: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.271
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.124 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.079 |   0.271 |    0.203 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.203 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 712: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.269
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.112 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.250 |    0.194 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.194 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 519: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.391
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.269 |    0.200 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.200 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 713: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add1_reg_l1_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l1_
reg_0_/D  (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product2_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.191 |    0.135 | 
     | nst/query_q_reg_14_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.081 |   0.272 |    0.215 | 
     | nst/query_q_reg_14_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | AOI21D1 | 0.031 |   0.303 |    0.246 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> S ^  | FA1D0   | 0.064 |   0.367 |    0.311 | 
     | nst/mac_8in_instance/U145                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I0 ^ -> ZN v | MUX2ND0 | 0.023 |   0.391 |    0.334 | 
     | nst/mac_8in_instance/U340                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.391 |    0.334 | 
     | nst/product3_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 520: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.316
  Arrival Time                  0.373
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.138 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.077 |   0.272 |    0.215 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.016 |   0.288 |    0.231 | 
     | nst/mac_8in_instance/U52                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.042 |   0.330 |    0.274 | 
     | nst/mac_8in_instance/U53                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> Z v   | BUFFD1  | 0.042 |   0.372 |    0.316 | 
     | nst/FE_PHC7834_product0_1                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.373 |    0.316 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 521: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.273
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.139 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.272 |    0.215 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.216 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 522: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.269
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.177 |    0.109 | 
     | nst/product2_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.061 |   0.238 |    0.170 | 
     | nst/product2_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN v | IAO21D0 | 0.035 |   0.273 |    0.204 | 
     | nst/U53                                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.273 |    0.204 | 
     | nst/add1_reg_l1_reg_0_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 714: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.255
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |          |       |   0.174 |    0.105 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.060 |   0.234 |    0.165 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.255 |    0.186 | 
     | nst/U22                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1    | 0.000 |   0.255 |    0.186 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 715: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.274
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.274 |    0.205 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.205 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 716: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.265
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.117 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.264 |    0.196 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.196 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 717: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.301
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.195 |    0.127 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.259 |    0.190 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.283 |    0.215 | 
     | nst/mac_8in_instance/U108                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.301 |    0.232 | 
     | nst/mac_8in_instance/U268                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.301 |    0.232 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 718: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.256
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |       |       |   0.176 |    0.107 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.238 |    0.169 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.256 |    0.188 | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.256 |    0.188 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 719: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.119 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.273 |    0.204 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.204 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 720: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.265
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.118 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.265 |    0.196 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.196 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 721: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.268
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.267 |    0.198 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.268 |    0.199 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 722: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.151
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.162
  Arrival Time                  0.231
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.151
     = Beginpoint Arrival Time       0.151
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |       |       |   0.151 |    0.082 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.213 |    0.144 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/U28 | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.231 |    0.162 | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.231 |    0.162 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 723: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.272
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.128 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.272 |    0.203 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.272 |    0.203 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 724: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.277
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.127 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.081 |   0.277 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 725: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.276
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.129 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.276 |    0.207 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.276 |    0.208 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 726: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.252
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.171 |    0.102 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.251 |    0.182 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.183 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 727: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.272
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.126 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.272 |    0.203 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.203 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 728: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.276
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.125 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.276 |    0.207 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.207 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 729: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.250
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^         |          |       |   0.170 |    0.101 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.057 |   0.227 |    0.158 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.250 |    0.181 | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.250 |    0.181 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 730: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.276
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.129 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.276 |    0.207 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.207 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 731: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.264
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.117 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.195 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.195 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 732: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.252
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.171 |    0.102 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.251 |    0.182 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.183 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 733: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.129 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.273 |    0.204 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.204 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 734: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.265
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.117 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.265 |    0.196 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.196 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 735: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.271
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.271 |    0.201 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.201 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 736: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.277
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.129 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.277 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 737: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.270
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.192 |    0.135 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.268 |    0.212 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.212 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 523: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.333
  Arrival Time                  0.390
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.192 |    0.136 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.076 |   0.268 |    0.211 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A4 v -> Z v  | AN4D0 | 0.038 |   0.306 |    0.249 | 
     | nst/mac_8in_instance/U63                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.038 |   0.344 |    0.287 | 
     | nst/mac_8in_instance/intadd_125_U4                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S v  | FA1D0 | 0.046 |   0.390 |    0.333 | 
     | nst/mac_8in_instance/intadd_125_U3                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.390 |    0.333 | 
     | nst/product2_reg_reg_3_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 524: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.272
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.138 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.272 |    0.215 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.215 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 525: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.251
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.112 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.251 |    0.194 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.194 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 526: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.269
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.135 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.269 |    0.212 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.269 |    0.212 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 527: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.272
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.138 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.272 |    0.215 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.215 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 528: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.205
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.273
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.138 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.273 |    0.216 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.216 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 529: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.272
  Slack Time                    0.057
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.124 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.201 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.201 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 738: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.271
  Slack Time                    0.069
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.137 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.215 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.215 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 530: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.250
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.112 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.250 |    0.193 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.193 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 531: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.273
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.137 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.215 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.216 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 532: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.245
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.258
  Arrival Time                  0.315
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.125 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.270 |    0.201 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.202 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 739: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.307
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.203 |    0.146 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.276 |    0.219 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.294 |    0.237 | 
     | nst/mac_8in_instance/U68                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.315 |    0.258 | 
     | nst/mac_8in_instance/U23                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.315 |    0.258 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 533: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.273
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.138 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.273 |    0.216 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.216 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 534: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.224
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |        |       |   0.154 |    0.097 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.057 |   0.211 |    0.154 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B1 ^ -> ZN v | INR2D0 | 0.013 |   0.224 |    0.167 | 
     | nst/U55                                            |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1  | 0.000 |   0.224 |    0.167 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 535: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.242
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.111 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.242 |    0.184 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.184 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 536: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_5_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.386
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.381
  Arrival Time                  2.439
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.378
     = Beginpoint Arrival Time       2.378
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__5_ | CP ^        |        |       |   2.378 |    2.321 | 
     | normalizer_inst/div_out_2_reg_1__5_ | CP ^ -> Q v | DFQD1  | 0.060 |   2.439 |    2.381 | 
     | normalizer_inst/psum_norm_2_reg_5_  | DA v        | DFXQD1 | 0.000 |   2.439 |    2.381 | 
     +-----------------------------------------------------------------------------------------+ 
Path 537: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.315
  Arrival Time                  0.373
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.303
     = Beginpoint Arrival Time       0.303
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.303 |    0.246 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.373 |    0.315 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.373 |    0.315 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 538: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.118 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.061 |   0.249 |    0.180 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.274 |    0.205 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> Z v   | OA31D0  | 0.033 |   0.307 |    0.238 | 
     | nst/mac_8in_instance/U188                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.307 |    0.238 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 740: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
<<<<<<< HEAD
  Arrival Time                  0.259
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.189 |    0.132 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.070 |   0.259 |    0.201 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.201 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 539: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.251
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
  Arrival Time                  0.270
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.123 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.201 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.201 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 741: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.112 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.251 |    0.193 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.193 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 540: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.389
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.134 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.077 |   0.269 |    0.211 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.021 |   0.289 |    0.232 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.066 |   0.355 |    0.298 | 
     | nst/mac_8in_instance/U51                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> Z v   | CKBD4   | 0.033 |   0.388 |    0.331 | 
     | nst/FE_PHC7860_product0_1                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.001 |   0.389 |    0.332 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 541: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.272
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.129 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.273 |    0.204 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.204 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 742: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.126 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.079 |   0.275 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.205 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 743: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.271
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.137 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.214 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.215 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 542: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.251
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.271 |    0.202 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.202 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 744: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.111 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.251 |    0.194 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.194 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 543: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.205
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.274
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.125 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.203 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.203 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 745: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.266
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.138 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.273 |    0.216 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.274 |    0.216 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 544: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.302
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.315
  Arrival Time                  0.373
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.116 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.196 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.197 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 746: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.137 | 
     | nst/key_q_reg_14_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.075 |   0.269 |    0.212 | 
     | nst/key_q_reg_14_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI21D1 | 0.020 |   0.290 |    0.232 | 
     | nst/mac_8in_instance/U77                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S v  | FA1D0   | 0.049 |   0.339 |    0.282 | 
     | nst/mac_8in_instance/U86                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN v | XNR2D1  | 0.034 |   0.373 |    0.315 | 
     | nst/mac_8in_instance/FE_RC_2149_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.373 |    0.315 | 
     | nst/product3_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 545: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.251
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.111 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.251 |    0.193 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.251 |    0.193 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 546: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.206
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.219
  Arrival Time                  0.277
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.145 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.277 |    0.219 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.219 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 547: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.259
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.189 |    0.131 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.070 |   0.259 |    0.201 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.201 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 548: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.274
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.137 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.273 |    0.215 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.274 |    0.216 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 549: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.242
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.111 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.242 |    0.184 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.184 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 550: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.242
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.111 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.242 |    0.184 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.242 |    0.184 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 551: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.227
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.155 |    0.097 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.227 |    0.169 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.227 |    0.169 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 552: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.273
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.136 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.214 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.273 |    0.215 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 553: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.251
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.111 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.251 |    0.193 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.193 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 554: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.249
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.109 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.249 |    0.191 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.191 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 555: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.251
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.111 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.251 |    0.193 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.193 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 556: MET Clock Gating Hold Check with Pin gclk_inst2/U2/A2 
Endpoint:   gclk_inst2/U2/A1         (^) checked with trailing edge of 'clk2'
Beginpoint: gclk_inst2/gate_en_reg/Q (^) triggered by trailing edge of 'clk2'
Path Groups: {reg2cgate}
Analysis View: BC_VIEW
Other End Arrival Time          0.503
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.503
  Arrival Time                  0.561
  Slack Time                    0.058
     Clock Fall Edge                 0.500
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.502
     +---------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |  Cell | Delay | Arrival | Required | 
     |                        |             |       |       |  Time   |   Time   | 
     |------------------------+-------------+-------+-------+---------+----------| 
     | gclk_inst2/gate_en_reg | EN v        |       |       |   0.502 |    0.444 | 
     | gclk_inst2/gate_en_reg | EN v -> Q ^ | LNQD1 | 0.059 |   0.561 |    0.503 | 
     | gclk_inst2/U2          | A1 ^        | AN2D4 | 0.000 |   0.561 |    0.503 | 
     +---------------------------------------------------------------------------+ 
Path 557: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.249
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.109 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.249 |    0.191 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.191 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 558: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.270
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.132 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.269 |    0.210 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.270 |    0.211 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 559: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.228
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.156 |    0.097 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.215 |    0.156 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.228 |    0.169 | 
     | nst/U37                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.228 |    0.169 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 560: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.271
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.132 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.270 |    0.211 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.212 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 561: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.228
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.155 |    0.096 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.228 |    0.169 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.228 |    0.169 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 562: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.380
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.172 |    0.103 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.237 |    0.168 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.019 |   0.256 |    0.187 | 
     | nst/mac_8in_instance/U296                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.279 |    0.209 | 
     | nst/mac_8in_instance/U297                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.279 |    0.209 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 747: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.296
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.137 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.075 |   0.271 |    0.212 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.018 |   0.288 |    0.229 | 
     | nst/mac_8in_instance/U261                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.025 |   0.313 |    0.254 | 
     | nst/mac_8in_instance/U263                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> S v   | FA1D0   | 0.067 |   0.380 |    0.321 | 
     | nst/mac_8in_instance/intadd_139_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.380 |    0.321 | 
     | nst/product4_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 563: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.149
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.220
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.149
     = Beginpoint Arrival Time       0.149
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.149 |    0.090 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.208 |    0.149 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.220 |    0.161 | 
     | nst/U34                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.220 |    0.161 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 564: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.260
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.189 |    0.130 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.260 |    0.201 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.260 |    0.201 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 565: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.250
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.108 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.250 |    0.191 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.191 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 566: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.242
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.254
  Arrival Time                  0.313
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.242
     = Beginpoint Arrival Time       0.242
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.242 |    0.183 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.313 |    0.254 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.313 |    0.254 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 567: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.317
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.329
  Arrival Time                  0.388
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.317
     = Beginpoint Arrival Time       0.317
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.317 |    0.258 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.388 |    0.329 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.388 |    0.329 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 568: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.317
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.328
  Arrival Time                  0.388
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.317
     = Beginpoint Arrival Time       0.317
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.317 |    0.258 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.388 |    0.328 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.388 |    0.328 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 569: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.243
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.256
  Arrival Time                  0.315
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.203 |    0.144 | 
     | nst/key_q_reg_13_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.275 |    0.216 | 
     | nst/key_q_reg_13_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.018 |   0.293 |    0.234 | 
     | nst/mac_8in_instance/U48                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.022 |   0.315 |    0.256 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.315 |    0.256 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 570: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.250
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.168 |    0.108 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.250 |    0.190 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.191 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 571: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.274
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.143 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.274 |    0.214 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.214 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 572: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.242
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.253
  Arrival Time                  0.313
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.242
     = Beginpoint Arrival Time       0.242
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.242 |    0.182 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.313 |    0.253 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.313 |    0.253 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 573: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.242
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.253
  Arrival Time                  0.313
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.242
     = Beginpoint Arrival Time       0.242
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.242 |    0.182 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.313 |    0.253 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.313 |    0.253 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 574: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product2_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.316
  Arrival Time                  0.376
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.135 | 
     | nst/key_q_reg_9_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.076 |   0.271 |    0.211 | 
     | nst/key_q_reg_9_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.017 |   0.288 |    0.228 | 
     | nst/mac_8in_instance/U230                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.024 |   0.312 |    0.252 | 
     | nst/mac_8in_instance/U232                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> S v   | FA1D0   | 0.064 |   0.376 |    0.316 | 
     | nst/mac_8in_instance/intadd_141_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.376 |    0.316 | 
     | nst/product2_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 575: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.205
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.218
  Arrival Time                  0.278
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.172 |    0.103 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.063 |   0.235 |    0.166 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.026 |   0.262 |    0.192 | 
     | nst/mac_8in_instance/U303                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.035 |   0.296 |    0.227 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.296 |    0.227 | 
     | nst/product1_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 748: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.278
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.126 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.208 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.278 |    0.209 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 749: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.266
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.115 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.266 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.197 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 750: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.269
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.122 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.269 |    0.200 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.200 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 751: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.251
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^         |          |       |   0.172 |    0.102 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.227 |    0.158 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/U25 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.251 |    0.182 | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.251 |    0.182 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 752: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.124 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.200 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.200 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 753: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.123 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.200 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.200 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 754: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.121 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.272 |    0.203 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.203 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 755: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.275
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.126 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.275 |    0.206 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.206 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 756: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.279
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.176 |    0.106 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.077 |   0.253 |    0.183 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.014 |   0.267 |    0.198 | 
     | nst/mac_8in_instance/FE_OFC845_q_temp_116          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.012 |   0.279 |    0.210 | 
     | nst/mac_8in_instance/U272                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.279 |    0.210 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 757: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.257
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^         |          |       |   0.176 |    0.107 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.057 |   0.233 |    0.163 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/U27 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.257 |    0.187 | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.257 |    0.187 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 758: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.255
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^         |          |       |   0.175 |    0.105 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.231 |    0.161 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/U25 | B1 ^ -> ZN v | AOI221D0 | 0.025 |   0.255 |    0.186 | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.255 |    0.186 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 759: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.204 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.205 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 760: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |          |       |   0.191 |    0.122 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.247 |    0.177 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.270 |    0.200 | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.270 |    0.200 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 761: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.271
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.143 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.278 |    0.218 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.218 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 576: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.291
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.217
     = Beginpoint Arrival Time       0.217
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.217 |    0.157 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.278 |    0.218 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.291 |    0.231 | 
     | nst/U27                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.291 |    0.231 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 577: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.243
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.120 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.271 |    0.201 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.201 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 762: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.109 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.243 |    0.183 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.183 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 578: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_2_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__2_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.384
  Arrival Time                  2.444
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.382
     = Beginpoint Arrival Time       2.382
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__2_ | CP ^        |        |       |   2.382 |    2.322 | 
     | normalizer_inst/div_out_1_reg_1__2_ | CP ^ -> Q v | DFQD1  | 0.063 |   2.444 |    2.384 | 
     | normalizer_inst/psum_norm_1_reg_2_  | DA v        | DFXQD1 | 0.000 |   2.444 |    2.384 | 
     +-----------------------------------------------------------------------------------------+ 
Path 579: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.275
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.120 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.270 |    0.200 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.270 |    0.200 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 763: MET Hold Check with Pin normalizer_inst/div_out_2_reg_0__10_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_0__4_/Q   (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.275
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.285
  Arrival Time                  0.354
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +-------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                      |              |        |       |  Time   |   Time   | 
     |--------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_0__4_   | CP ^         |        |       |   0.110 |    0.041 | 
     | normalizer_inst/div_in_2_reg_0__4_   | CP ^ -> Q v  | DFQD4  | 0.073 |   0.183 |    0.113 | 
     | normalizer_inst/U12314               | A2 v -> ZN ^ | ND2D8  | 0.024 |   0.207 |    0.137 | 
     | normalizer_inst/FE_RC_1450_0         | B2 ^ -> ZN v | IND3D4 | 0.017 |   0.223 |    0.153 | 
     | normalizer_inst/FE_RC_1448_0         | B1 v -> ZN ^ | IND2D4 | 0.015 |   0.238 |    0.168 | 
     | normalizer_inst/U3354                | A1 ^ -> ZN v | ND2D4  | 0.010 |   0.249 |    0.179 | 
     | normalizer_inst/FE_RC_958_0          | A1 v -> ZN ^ | ND3D4  | 0.010 |   0.259 |    0.189 | 
     | normalizer_inst/U9851                | A1 ^ -> ZN v | ND2D4  | 0.014 |   0.273 |    0.203 | 
     | normalizer_inst/U9537                | A1 v -> ZN ^ | ND2D4  | 0.014 |   0.287 |    0.217 | 
     | normalizer_inst/U2480                | A2 ^ -> ZN v | ND2D8  | 0.019 |   0.306 |    0.236 | 
     | normalizer_inst/U2897                | A1 v -> ZN ^ | ND2D2  | 0.018 |   0.324 |    0.254 | 
     | normalizer_inst/U7043                | A2 ^ -> ZN v | ND2D1  | 0.030 |   0.354 |    0.284 | 
     | normalizer_inst/div_out_2_reg_0__10_ | D v          | DFQD1  | 0.000 |   0.354 |    0.285 | 
     +-------------------------------------------------------------------------------------------+ 
Path 764: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.143 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.275 |    0.214 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.214 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 580: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.242
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.121 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.272 |    0.202 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 765: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.274
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.109 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.242 |    0.182 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.182 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 581: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.380
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.382
  Arrival Time                  2.442
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.373
     = Beginpoint Arrival Time       2.373
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__7_ | CP ^        |        |       |   2.373 |    2.313 | 
     | normalizer_inst/div_out_1_reg_0__7_ | CP ^ -> Q v | DFQD1  | 0.068 |   2.442 |    2.382 | 
     | normalizer_inst/psum_norm_1_reg_7_  | DB v        | DFXQD2 | 0.000 |   2.442 |    2.382 | 
     +-----------------------------------------------------------------------------------------+ 
Path 582: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.390
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.200 |    0.140 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.083 |   0.283 |    0.223 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.048 |   0.331 |    0.271 | 
     | nst/mac_8in_instance/U88                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.059 |   0.390 |    0.330 | 
     | nst/mac_8in_instance/U321                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.390 |    0.330 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 583: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.227
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.155 |    0.095 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.227 |    0.167 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.227 |    0.167 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 584: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.242
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.253
  Arrival Time                  0.313
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.242
     = Beginpoint Arrival Time       0.242
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.242 |    0.182 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.313 |    0.253 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.313 |    0.253 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 585: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.266
  Slack Time                    0.060
=======
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.204 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.205 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 766: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.266
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.117 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.196 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.266 |    0.196 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 767: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.125 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.278 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.279 |    0.209 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 768: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.193 |    0.133 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.266 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.205 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 586: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.243
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.256
  Arrival Time                  0.317
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.203 |    0.143 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.072 |   0.275 |    0.215 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD1 | 0.024 |   0.300 |    0.239 | 
     | nst/mac_8in_instance/U42                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.317 |    0.256 | 
     | nst/mac_8in_instance/U43                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.317 |    0.256 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 587: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.261
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.189 |    0.129 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.261 |    0.201 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.201 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 588: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.277
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.124 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.202 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 769: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.119 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.268 |    0.198 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.269 |    0.199 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 770: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.143 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.277 |    0.216 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.216 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 589: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.320
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.393
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.320
     = Beginpoint Arrival Time       0.320
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.320 |    0.260 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.393 |    0.332 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.393 |    0.332 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 590: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.244
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.124 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.201 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 771: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.119 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.268 |    0.198 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.269 |    0.199 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 772: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.109 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.244 |    0.184 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.184 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 591: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.245
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.120 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.270 |    0.200 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.200 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 773: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.109 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.245 |    0.184 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.245 |    0.184 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 592: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.245
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.127 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.275 |    0.205 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.205 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 774: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^         |       |       |   0.192 |    0.122 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.255 |    0.185 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/U10 | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.272 |    0.202 | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 775: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.109 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.245 |    0.184 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.245 |    0.184 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 593: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.334
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
=======
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.127 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.208 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.279 |    0.209 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 776: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.282
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.104 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.080 |   0.244 |    0.184 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.036 |   0.280 |    0.219 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.053 |   0.334 |    0.273 | 
     | nst/mac_8in_instance/U232                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.334 |    0.273 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 594: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.243
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.168 |    0.107 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.183 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.243 |    0.183 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 595: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.332
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.168 |    0.107 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.077 |   0.245 |    0.184 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.045 |   0.290 |    0.229 | 
     | nst/mac_8in_instance/U309                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.042 |   0.332 |    0.271 | 
     | nst/mac_8in_instance/U209                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.332 |    0.271 | 
     | nst/product3_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 596: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.206
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.218
  Arrival Time                  0.279
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.115 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.250 |    0.180 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.264 |    0.194 | 
     | nst/mac_8in_instance/U56                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.017 |   0.282 |    0.212 | 
     | nst/mac_8in_instance/U57                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.212 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 777: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.273
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.142 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.278 |    0.217 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.279 |    0.218 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 597: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
23_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.380
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.194 |    0.133 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.082 |   0.276 |    0.215 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.056 |   0.332 |    0.271 | 
     | nst/mac_8in_instance/U118                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> Z v   | OA31D0  | 0.048 |   0.380 |    0.319 | 
     | nst/mac_8in_instance/U119                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.380 |    0.319 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 598: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.261
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.189 |    0.128 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.261 |    0.200 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.200 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 599: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.275
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.142 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.275 |    0.214 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.214 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 600: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.243
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.171 |    0.110 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.243 |    0.183 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.243 |    0.183 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 601: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_3_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.385
  Arrival Time                  2.446
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.382
     = Beginpoint Arrival Time       2.382
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__3_ | CP ^        |        |       |   2.382 |    2.321 | 
     | normalizer_inst/div_out_1_reg_0__3_ | CP ^ -> Q v | DFQD1  | 0.064 |   2.446 |    2.385 | 
     | normalizer_inst/psum_norm_1_reg_3_  | DB v        | DFXQD4 | 0.000 |   2.446 |    2.385 | 
     +-----------------------------------------------------------------------------------------+ 
Path 602: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.228
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.155 |    0.094 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.228 |    0.167 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.228 |    0.167 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 603: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.242
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.273 |    0.203 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.203 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 778: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.175 |    0.105 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.076 |   0.251 |    0.181 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.014 |   0.266 |    0.195 | 
     | nst/mac_8in_instance/FE_OFC999_q_temp_100          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.279 |    0.209 | 
     | nst/mac_8in_instance/U269                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.279 |    0.209 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 779: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.274
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.107 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.242 |    0.180 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.180 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 604: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.244
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.274 |    0.203 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.204 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 780: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.108 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.244 |    0.183 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.244 |    0.183 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 605: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.242
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
=======
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.275 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.275 |    0.205 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 781: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.278
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.170 |    0.109 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.242 |    0.181 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.181 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 606: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.319
  Arrival Time                  0.380
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.194 |    0.132 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.077 |   0.271 |    0.210 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.020 |   0.291 |    0.230 | 
     | nst/mac_8in_instance/U294                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.023 |   0.315 |    0.253 | 
     | nst/mac_8in_instance/U17                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> S v   | FA1D0   | 0.066 |   0.380 |    0.319 | 
     | nst/mac_8in_instance/intadd_131_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.380 |    0.319 | 
     | nst/product4_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 607: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.273
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.125 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.208 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.278 |    0.208 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 782: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.201 |    0.140 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.273 |    0.212 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.212 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 608: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.266
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.115 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.270 |    0.199 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.270 |    0.200 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 783: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.266
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.193 |    0.132 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.266 |    0.204 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.266 |    0.204 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 609: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.243
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.107 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.182 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.182 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 610: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.331
  Arrival Time                  0.392
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.320
     = Beginpoint Arrival Time       0.320
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.320 |    0.259 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.392 |    0.331 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.392 |    0.331 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 611: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.242
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.114 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.266 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.196 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 784: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.256
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^         |          |       |   0.174 |    0.104 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.060 |   0.234 |    0.164 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/U10 | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.256 |    0.186 | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.256 |    0.186 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 785: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.205 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.205 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 786: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.108 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.242 |    0.181 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.181 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 612: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.210
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.222
  Arrival Time                  0.284
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.210
     = Beginpoint Arrival Time       0.210
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.122 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.269 |    0.199 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.199 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 787: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.304
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^         |       |       |   0.210 |    0.148 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.269 |    0.207 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/U10 | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.284 |    0.222 | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.284 |    0.222 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 613: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.274
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.141 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.274 |    0.212 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.212 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 614: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.275
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.202 |    0.140 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.275 |    0.214 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.214 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 615: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.262
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.190 |    0.128 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.262 |    0.200 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.262 |    0.200 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 616: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.242
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.196 |    0.125 | 
     | nst/query_q_reg_28_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.075 |   0.271 |    0.200 | 
     | nst/query_q_reg_28_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.018 |   0.289 |    0.218 | 
     | nst/mac_8in_instance/U185                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.304 |    0.233 | 
     | nst/mac_8in_instance/U271                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.304 |    0.233 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 788: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_6_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.295
  Arrival Time                  0.365
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.308
     = Beginpoint Arrival Time       0.308
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__6_ | CP ^        |        |       |   0.308 |    0.237 | 
     | normalizer_inst/div_out_2_reg_1__6_ | CP ^ -> Q v | DFQD1  | 0.057 |   0.365 |    0.295 | 
     | normalizer_inst/psum_norm_2_reg_6_  | DA v        | DFXQD1 | 0.000 |   0.365 |    0.295 | 
     +-----------------------------------------------------------------------------------------+ 
Path 789: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.258
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^         |          |       |   0.177 |    0.106 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.234 |    0.163 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/U10 | A1 ^ -> ZN v | AOI221D0 | 0.025 |   0.258 |    0.188 | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.258 |    0.188 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 790: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.278
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.107 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.242 |    0.180 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.180 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 617: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.243
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.196 |    0.126 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.208 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.208 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 791: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.108 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.243 |    0.181 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.181 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 618: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.333
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.102 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.079 |   0.243 |    0.182 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.034 |   0.277 |    0.216 | 
     | nst/mac_8in_instance/U303                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.056 |   0.333 |    0.271 | 
     | nst/mac_8in_instance/U195                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.333 |    0.271 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 619: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.266
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |          |       |   0.192 |    0.131 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.054 |   0.246 |    0.185 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.019 |   0.266 |    0.204 | 
     | nst/U26                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1    | 0.000 |   0.266 |    0.204 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 620: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.276
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.120 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.272 |    0.202 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 792: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.266
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.141 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.276 |    0.214 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.214 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 621: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.328
  Arrival Time                  0.390
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.199 |    0.137 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.078 |   0.277 |    0.215 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.062 |   0.339 |    0.277 | 
     | nst/mac_8in_instance/U188                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> Z v   | OA31D0  | 0.051 |   0.390 |    0.328 | 
     | nst/mac_8in_instance/U189                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.390 |    0.328 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 622: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.242
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.117 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.196 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.196 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 793: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.266
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.107 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.242 |    0.180 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.180 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 623: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.243
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.115 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.195 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.196 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 794: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.167 |    0.105 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.243 |    0.181 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.243 |    0.181 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 624: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.231
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
=======
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.126 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.279 |    0.209 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.209 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 795: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.254
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.156 |    0.095 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.054 |   0.211 |    0.149 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.231 |    0.169 | 
     | nst/U35                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.231 |    0.169 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 625: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.256
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |          |       |   0.173 |    0.103 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.233 |    0.162 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.254 |    0.184 | 
     | nst/U33                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1    | 0.000 |   0.254 |    0.184 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 796: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.121 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.256 |    0.194 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.194 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 626: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.245
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.171 |    0.109 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.245 |    0.183 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.245 |    0.183 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 627: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.332
  Arrival Time                  0.394
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.130 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.076 |   0.268 |    0.206 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.286 |    0.224 | 
     | nst/mac_8in_instance/U65                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.061 |   0.347 |    0.284 | 
     | nst/mac_8in_instance/U66                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> Z v   | BUFFD1  | 0.047 |   0.394 |    0.332 | 
     | nst/FE_PHC7825_product2_1                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.394 |    0.332 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 628: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.317
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.328
  Arrival Time                  0.390
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.317
     = Beginpoint Arrival Time       0.317
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.317 |    0.254 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.390 |    0.328 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.390 |    0.328 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 629: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.124 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.272 |    0.202 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 797: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.274
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^         |          |       |   0.193 |    0.123 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.249 |    0.178 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.025 |   0.274 |    0.203 | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.274 |    0.203 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 798: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
<<<<<<< HEAD
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.278
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.141 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.278 |    0.215 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.215 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 630: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.275
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.141 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.275 |    0.212 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.212 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 631: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.246
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.108 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.246 |    0.184 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.184 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 632: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.242
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.167 |    0.105 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.242 |    0.179 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.001 |   0.242 |    0.180 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 633: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.256
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.122 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.270 |    0.200 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.200 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 799: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.121 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.256 |    0.194 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.194 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 634: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.269
  Arrival Time                  0.332
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.257
     = Beginpoint Arrival Time       0.257
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.257 |    0.195 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.332 |    0.269 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.332 |    0.269 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 635: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product7_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.317
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.392
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.194 |    0.131 | 
     | nst/query_q_reg_29_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.078 |   0.272 |    0.209 | 
     | nst/query_q_reg_29_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> Z v  | AN4D0 | 0.040 |   0.311 |    0.249 | 
     | nst/mac_8in_instance/U71                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.041 |   0.352 |    0.290 | 
     | nst/mac_8in_instance/intadd_128_U4                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S v  | FA1D0 | 0.040 |   0.392 |    0.330 | 
     | nst/mac_8in_instance/intadd_128_U3                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.392 |    0.330 | 
     | nst/product7_reg_reg_3_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 636: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.244
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
=======
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.127 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.279 |    0.209 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.209 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 800: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.297
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.173 |    0.102 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.065 |   0.238 |    0.167 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.262 |    0.192 | 
     | nst/mac_8in_instance/U300                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.035 |   0.297 |    0.227 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.297 |    0.227 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 801: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.275
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.204 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.204 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 802: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.109 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.244 |    0.181 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.181 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 637: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.274
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.272 |    0.202 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 803: MET Hold Check with Pin normalizer_inst/shift_reg_1__7__1_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__1_/D (v) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__1_/Q (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.264
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__1_ | CP ^         |          |       |   0.157 |    0.086 | 
     | normalizer_inst/shift_reg_1__0__1_ | CP ^ -> Q v  | DFQD4    | 0.065 |   0.221 |    0.151 | 
     | normalizer_inst/U13141             | I v -> ZN ^  | INVD0    | 0.026 |   0.247 |    0.176 | 
     | normalizer_inst/U14310             | A1 ^ -> ZN v | MOAI22D1 | 0.017 |   0.264 |    0.193 | 
     | normalizer_inst/shift_reg_1__7__1_ | D v          | DFQD1    | 0.000 |   0.264 |    0.193 | 
     +-------------------------------------------------------------------------------------------+ 
Path 804: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.201 |    0.138 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.274 |    0.212 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.212 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 638: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.277
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.121 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.269 |    0.199 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.199 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 805: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.119 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.268 |    0.198 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.269 |    0.199 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 806: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.279
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.140 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.277 |    0.214 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.214 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 639: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.318
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.330
  Arrival Time                  0.392
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.320
     = Beginpoint Arrival Time       0.320
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.320 |    0.258 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.392 |    0.330 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.392 |    0.330 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 640: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.243
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.256
  Arrival Time                  0.319
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.204 |    0.141 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.074 |   0.278 |    0.215 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD1 | 0.026 |   0.304 |    0.241 | 
     | nst/FE_OFC804_q_temp_192                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.319 |    0.256 | 
     | nst/mac_8in_instance/U37                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.319 |    0.256 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 641: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.269
  Arrival Time                  0.331
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.257
     = Beginpoint Arrival Time       0.257
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.257 |    0.194 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.331 |    0.269 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.331 |    0.269 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 642: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_8_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.641
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.644
  Arrival Time                  0.706
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.640
     = Beginpoint Arrival Time       0.640
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__8_ | CP ^        |        |       |   0.640 |    0.578 | 
     | normalizer_inst/div_out_1_reg_0__8_ | CP ^ -> Q v | DFQD1  | 0.066 |   0.706 |    0.643 | 
     | normalizer_inst/psum_norm_1_reg_8_  | DB v        | DFXQD1 | 0.000 |   0.706 |    0.644 | 
     +-----------------------------------------------------------------------------------------+ 
Path 643: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.277
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.125 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.278 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.279 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 807: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.119 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.268 |    0.198 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.269 |    0.199 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 808: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.273
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.124 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.201 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.202 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 809: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.122 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.270 |    0.200 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.200 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 810: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.273
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |          |       |   0.192 |    0.121 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.248 |    0.177 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/U26 | B1 ^ -> ZN v | AOI221D0 | 0.025 |   0.273 |    0.202 | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.273 |    0.202 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 811: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/rd_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.255
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^         |       |       |   0.172 |    0.101 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^ -> Q ^  | DFD1  | 0.070 |   0.242 |    0.171 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/U15 | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.255 |    0.184 | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | D v          | DFD1  | 0.000 |   0.255 |    0.184 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 812: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.276
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.140 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.277 |    0.214 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.214 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 644: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.275
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.195 |    0.125 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.276 |    0.205 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.206 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 813: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.270
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.140 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.275 |    0.213 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.213 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 645: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.243
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.255
  Arrival Time                  0.317
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.115 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.270 |    0.199 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.199 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 814: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.298
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.203 |    0.141 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.071 |   0.275 |    0.212 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.021 |   0.295 |    0.233 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.022 |   0.317 |    0.255 | 
     | nst/mac_8in_instance/U51                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.317 |    0.255 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 646: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.247
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.107 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.247 |    0.184 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.184 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 647: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.276
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.202 |    0.139 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.276 |    0.214 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.276 |    0.214 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 648: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_1_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__1_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.383
  Arrival Time                  2.446
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.381
     = Beginpoint Arrival Time       2.381
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__1_ | CP ^        |        |       |   2.381 |    2.318 | 
     | normalizer_inst/div_out_2_reg_0__1_ | CP ^ -> Q v | DFQD1  | 0.065 |   2.446 |    2.383 | 
     | normalizer_inst/psum_norm_2_reg_1_  | DB v        | DFXQD4 | 0.000 |   2.446 |    2.383 | 
     +-----------------------------------------------------------------------------------------+ 
Path 649: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.276
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.202 |    0.139 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.276 |    0.213 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.213 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 650: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.244
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.168 |    0.105 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.180 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.181 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 651: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.273
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.201 |    0.138 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.273 |    0.210 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.210 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 652: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.233
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.156 |    0.093 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.219 |    0.156 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.233 |    0.170 | 
     | nst/U38                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.233 |    0.170 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 653: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.233
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.169 |    0.106 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.233 |    0.170 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.233 |    0.170 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 654: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.149
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.160
  Arrival Time                  0.223
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.149
     = Beginpoint Arrival Time       0.149
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.149 |    0.086 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.204 |    0.141 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.019 |   0.223 |    0.160 | 
     | nst/U36                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.223 |    0.160 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 655: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.279
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.140 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.278 |    0.215 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.279 |    0.216 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 656: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.242
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.166 |    0.103 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.229 |    0.166 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.242 |    0.179 | 
     | nst/U35                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.242 |    0.179 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 657: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.269
  Arrival Time                  0.332
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.257
     = Beginpoint Arrival Time       0.257
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.257 |    0.194 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.332 |    0.268 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.332 |    0.269 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 658: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.243
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.167 |    0.104 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.243 |    0.180 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.180 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 659: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.276
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.100 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.068 |   0.240 |    0.169 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.265 |    0.194 | 
     | nst/mac_8in_instance/U300                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.033 |   0.298 |    0.227 | 
     | nst/mac_8in_instance/U186                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.298 |    0.227 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 815: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add0_reg_l1_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add0_reg_l1_
reg_0_/D  (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product1_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.178 |    0.107 | 
     | nst/product1_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.241 |    0.171 | 
     | nst/product1_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN v | IAO21D0 | 0.034 |   0.275 |    0.205 | 
     | nst/U57                                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.275 |    0.205 | 
     | nst/add0_reg_l1_reg_0_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 816: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.275
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.201 |    0.138 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.276 |    0.213 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.213 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 660: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.243
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.105 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.180 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.180 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 661: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.279
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
=======
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.275 |    0.204 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.275 |    0.204 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 817: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.279
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.179 |    0.108 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.243 |    0.172 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.259 |    0.188 | 
     | nst/mac_8in_instance/U278                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.279 |    0.208 | 
     | nst/mac_8in_instance/U279                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.279 |    0.208 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 818: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.280
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.141 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.279 |    0.215 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.215 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 662: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.276
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.201 |    0.138 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.276 |    0.212 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.212 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 663: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.276
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.125 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.279 |    0.208 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.209 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 819: MET Hold Check with Pin normalizer_inst/shift_reg_1__7__2_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__2_/D (v) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__2_/Q (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.262
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__2_ | CP ^        |        |       |   0.157 |    0.086 | 
     | normalizer_inst/shift_reg_1__0__2_ | CP ^ -> Q v | DFQD2  | 0.064 |   0.221 |    0.150 | 
     | normalizer_inst/U15507             | A1 v -> Z v | AO22D0 | 0.041 |   0.262 |    0.191 | 
     | normalizer_inst/shift_reg_1__7__2_ | D v         | DFQD1  | 0.000 |   0.262 |    0.191 | 
     +----------------------------------------------------------------------------------------+ 
Path 820: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.276
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.201 |    0.138 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.276 |    0.212 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.212 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 664: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.268
  Arrival Time                  0.331
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.257
     = Beginpoint Arrival Time       0.257
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.257 |    0.194 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.331 |    0.268 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.331 |    0.268 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 665: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.274
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.273 |    0.210 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.274 |    0.211 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 666: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.271
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
=======
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.126 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.275 |    0.204 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.205 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 821: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.271
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.194 |    0.130 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.207 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.208 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 667: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product2_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.302
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.315
  Arrival Time                  0.379
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.122 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.271 |    0.200 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.200 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 822: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.296
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.131 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.082 |   0.277 |    0.213 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.042 |   0.319 |    0.256 | 
     | nst/mac_8in_instance/U102                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.060 |   0.379 |    0.315 | 
     | nst/mac_8in_instance/U320                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.379 |    0.315 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 668: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.207
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.219
  Arrival Time                  0.282
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.101 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.064 |   0.236 |    0.165 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.028 |   0.263 |    0.192 | 
     | nst/mac_8in_instance/U309                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.033 |   0.296 |    0.225 | 
     | nst/mac_8in_instance/U209                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.296 |    0.225 | 
     | nst/product3_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 823: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.261
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.204 |    0.141 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.281 |    0.218 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.282 |    0.219 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 669: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_5_/DA (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__5_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.372
  Arrival Time                  2.435
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.382
     = Beginpoint Arrival Time       2.382
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__5_ | CP ^        |        |       |   2.382 |    2.319 | 
     | normalizer_inst/div_out_1_reg_1__5_ | CP ^ -> Q ^ | DFQD1  | 0.053 |   2.435 |    2.372 | 
     | normalizer_inst/psum_norm_1_reg_5_  | DA ^        | DFXQD4 | 0.000 |   2.435 |    2.372 | 
     +-----------------------------------------------------------------------------------------+ 
Path 670: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.166
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.242
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.171 |    0.101 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.089 |   0.260 |    0.189 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.261 |    0.191 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 824: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.270
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.170 |    0.106 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.242 |    0.178 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.178 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 671: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_3_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.337
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.120 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.270 |    0.199 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.199 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 825: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
23_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.316
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.102 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.237 |    0.173 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.017 |   0.254 |    0.190 | 
     | nst/mac_8in_instance/U139                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.274 |    0.211 | 
     | nst/mac_8in_instance/U137                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> S v   | FA1D0   | 0.062 |   0.337 |    0.273 | 
     | nst/mac_8in_instance/intadd_178_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.337 |    0.273 | 
     | nst/product5_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 672: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.205
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.217
  Arrival Time                  0.281
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.195 |    0.124 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.062 |   0.257 |    0.186 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.024 |   0.281 |    0.210 | 
     | nst/mac_8in_instance/U146                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | B v -> Z v   | OA31D0  | 0.035 |   0.316 |    0.245 | 
     | nst/mac_8in_instance/U147                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.316 |    0.245 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 826: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.254
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.171 |    0.100 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.253 |    0.182 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.254 |    0.183 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 827: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.268
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.113 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.267 |    0.196 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.196 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 828: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.270
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.139 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.280 |    0.217 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.217 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 673: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.246
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.120 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.270 |    0.198 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.198 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 829: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.272
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.119 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.272 |    0.201 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.201 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 830: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.277
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.109 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.246 |    0.182 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.182 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 674: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.279
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.195 |    0.124 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.276 |    0.205 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.001 |   0.277 |    0.206 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 831: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.301
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.193 |    0.122 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.257 |    0.186 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD0 | 0.029 |   0.286 |    0.215 | 
     | nst/mac_8in_instance/U87                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.301 |    0.230 | 
     | nst/mac_8in_instance/U275                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.301 |    0.230 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 832: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.267
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.141 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.279 |    0.215 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.279 |    0.215 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 675: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.242
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.115 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.267 |    0.196 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.196 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 833: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.280
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.167 |    0.104 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.242 |    0.178 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.001 |   0.242 |    0.179 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 676: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.269
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.125 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.279 |    0.208 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.208 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 834: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.276
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.124 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.081 |   0.276 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.276 |    0.205 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 835: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.272
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.192 |    0.128 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.268 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 677: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_3_/DA (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__3_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.372
  Arrival Time                  2.435
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.382
     = Beginpoint Arrival Time       2.382
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__3_ | CP ^        |        |       |   2.382 |    2.319 | 
     | normalizer_inst/div_out_1_reg_1__3_ | CP ^ -> Q ^ | DFQD1  | 0.053 |   2.435 |    2.372 | 
     | normalizer_inst/psum_norm_1_reg_3_  | DA ^        | DFXQD4 | 0.000 |   2.435 |    2.372 | 
     +-----------------------------------------------------------------------------------------+ 
Path 678: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.231
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.155 |    0.091 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.217 |    0.154 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.231 |    0.168 | 
     | nst/U34                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.231 |    0.168 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 679: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.274
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.273 |    0.209 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.274 |    0.210 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 680: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_0_/DA (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__0_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.370
  Arrival Time                  2.434
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.381
     = Beginpoint Arrival Time       2.381
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__0_ | CP ^        |        |       |   2.381 |    2.317 | 
     | normalizer_inst/div_out_2_reg_1__0_ | CP ^ -> Q ^ | DFQD1  | 0.053 |   2.434 |    2.370 | 
     | normalizer_inst/psum_norm_2_reg_0_  | DA ^        | DFXQD4 | 0.000 |   2.434 |    2.370 | 
     +-----------------------------------------------------------------------------------------+ 
Path 681: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.268
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.192 |    0.129 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.254 |    0.190 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.268 |    0.204 | 
     | nst/U11                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.268 |    0.204 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 682: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.278
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.122 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.201 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.201 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 836: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.280
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |       |       |   0.197 |    0.126 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.261 |    0.189 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/U8  | A2 ^ -> ZN v | NR2D0 | 0.020 |   0.280 |    0.209 | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.280 |    0.209 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 837: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.276
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.199 |    0.128 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.276 |    0.204 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.276 |    0.205 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 838: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.297
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.263 |    0.192 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD1 | 0.018 |   0.281 |    0.210 | 
     | nst/FE_OFC1036_q_temp_228                          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.297 |    0.226 | 
     | nst/mac_8in_instance/U22                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.297 |    0.226 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 839: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_9_/DA (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__9_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.257
  Arrival Time                  0.328
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__9_ | CP ^        |        |       |   0.275 |    0.204 | 
     | normalizer_inst/div_out_1_reg_1__9_ | CP ^ -> Q ^ | DFQD1  | 0.053 |   0.328 |    0.257 | 
     | normalizer_inst/psum_norm_1_reg_9_  | DA ^        | DFXQD4 | 0.000 |   0.328 |    0.257 | 
     +-----------------------------------------------------------------------------------------+ 
Path 840: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.272
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.122 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.201 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.201 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 841: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.271
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.121 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.271 |    0.200 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.200 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 842: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.254
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.139 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.277 |    0.214 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.214 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 683: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.272
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.171 |    0.100 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.253 |    0.182 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.001 |   0.254 |    0.183 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 843: MET Hold Check with Pin normalizer_inst/div_in_1_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_in_1_reg_1__5_/D  (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.253
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^         |          |       |   0.116 |    0.045 | 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^ -> Q v  | DFQD4    | 0.066 |   0.182 |    0.110 | 
     | normalizer_inst/U5191               | I v -> ZN ^  | INVD2    | 0.016 |   0.198 |    0.126 | 
     | normalizer_inst/U15472              | A2 ^ -> ZN v | NR2D1    | 0.012 |   0.210 |    0.138 | 
     | normalizer_inst/U5135               | A1 v -> Z v  | CKXOR2D4 | 0.038 |   0.248 |    0.176 | 
     | normalizer_inst/div_in_1_reg_1__5_  | D v          | DFQD2    | 0.005 |   0.253 |    0.181 | 
     +--------------------------------------------------------------------------------------------+ 
Path 844: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.269
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.120 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.269 |    0.198 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.198 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 845: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.298
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.196 |    0.125 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.071 |   0.267 |    0.196 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD1 | 0.017 |   0.284 |    0.213 | 
     | nst/mac_8in_instance/U15                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.298 |    0.226 | 
     | nst/mac_8in_instance/U26                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.298 |    0.226 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 846: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.278
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.278 |    0.207 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.207 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 847: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.282
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.113 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.248 |    0.176 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.261 |    0.190 | 
     | nst/mac_8in_instance/U64                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.282 |    0.211 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.211 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 848: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.282
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.186 |    0.114 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.249 |    0.177 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.020 |   0.269 |    0.197 | 
     | nst/mac_8in_instance/U46                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.013 |   0.282 |    0.210 | 
     | nst/mac_8in_instance/U47                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.282 |    0.210 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 849: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.272
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.121 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.201 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.201 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 850: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.264
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.180 |    0.109 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.239 |    0.168 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.025 |   0.264 |    0.192 | 
     | nst/U35                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.264 |    0.192 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 851: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.276
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.194 |    0.130 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.207 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.272 |    0.208 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 684: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.269
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.276 |    0.204 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.276 |    0.205 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 852: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.274
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.194 |    0.123 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.274 |    0.202 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.274 |    0.202 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 853: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.267
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.115 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.267 |    0.195 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.267 |    0.195 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 854: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.277
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.124 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.276 |    0.205 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.001 |   0.277 |    0.205 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 855: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.196 |    0.124 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.254 |    0.183 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.024 |   0.278 |    0.207 | 
     | nst/U37                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.278 |    0.207 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 856: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.271
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.114 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.270 |    0.198 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.199 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 857: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.125 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.277 |    0.206 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.206 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 858: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.268
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.113 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.267 |    0.195 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.196 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 859: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.276
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.276 |    0.204 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.276 |    0.204 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 860: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.303
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.194 |    0.123 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.067 |   0.261 |    0.189 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.020 |   0.281 |    0.210 | 
     | nst/mac_8in_instance/U287                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.022 |   0.303 |    0.232 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.303 |    0.232 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 861: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.272
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.123 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.272 |    0.201 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.201 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 862: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.124 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.276 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.001 |   0.277 |    0.205 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 863: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.275
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.269 |    0.205 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.269 |    0.205 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 685: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.276
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.204 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.204 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 864: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.267
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.115 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.267 |    0.195 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.195 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 865: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.124 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.081 |   0.277 |    0.205 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.205 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 866: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.276
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.139 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.276 |    0.212 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.212 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 686: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.278
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.199 |    0.127 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.276 |    0.204 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.276 |    0.205 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 867: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.125 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.277 |    0.206 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.206 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 868: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.275
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.123 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.275 |    0.203 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.203 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 869: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.199 |    0.127 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.277 |    0.205 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.277 |    0.206 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 870: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.262
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.179 |    0.107 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.060 |   0.239 |    0.167 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.023 |   0.262 |    0.190 | 
     | nst/U21                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.262 |    0.190 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 871: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.125 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.206 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.206 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 872: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.263
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.100 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.090 |   0.262 |    0.190 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.191 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 873: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.267
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.115 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.267 |    0.195 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.195 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 874: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.195 |    0.124 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.277 |    0.205 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.206 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 875: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.276 |    0.204 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.001 |   0.277 |    0.205 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 876: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.281
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.177 |    0.105 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.070 |   0.247 |    0.175 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1 | 0.021 |   0.268 |    0.196 | 
     | nst/FE_OFC558_q_temp_108                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.281 |    0.209 | 
     | nst/mac_8in_instance/U270                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.281 |    0.209 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 877: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.283
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.185 |    0.113 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.248 |    0.175 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.269 |    0.196 | 
     | nst/mac_8in_instance/U34                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.283 |    0.211 | 
     | nst/mac_8in_instance/U35                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.283 |    0.211 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 878: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.282
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.181 |    0.108 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.248 |    0.176 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.019 |   0.266 |    0.194 | 
     | nst/mac_8in_instance/U112                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.282 |    0.209 | 
     | nst/mac_8in_instance/U273                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.282 |    0.209 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 879: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.203 |    0.139 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.278 |    0.214 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.214 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 687: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.248
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.278 |    0.206 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.206 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 880: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.275
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.203 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.203 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 881: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/rd_ptr_reg_1_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_1_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_1_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.275
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^         |          |       |   0.192 |    0.120 | 
     | ptr_reg_1_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.060 |   0.252 |    0.180 | 
     | ptr_reg_1_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/U27 | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.275 |    0.203 | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.275 |    0.203 | 
     | ptr_reg_1_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 882: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.282
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.113 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.248 |    0.176 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.264 |    0.191 | 
     | nst/mac_8in_instance/U60                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.282 |    0.210 | 
     | nst/mac_8in_instance/U61                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.210 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 883: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.106 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.248 |    0.184 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.184 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 688: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.278
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.195 |    0.123 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.277 |    0.205 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 884: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.203 |    0.139 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.278 |    0.214 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.278 |    0.214 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 689: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.246
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.125 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.206 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.206 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 885: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.282
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.184 |    0.111 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.247 |    0.175 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.268 |    0.196 | 
     | nst/mac_8in_instance/U33                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.282 |    0.210 | 
     | nst/mac_8in_instance/U34                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.282 |    0.210 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 886: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.272
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.199 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.199 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 887: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.282
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.281 |    0.209 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.282 |    0.209 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 888: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.276
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.125 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.276 |    0.204 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.204 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 889: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.271
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.105 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.246 |    0.182 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.182 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 690: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product3_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.315
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.329
  Arrival Time                  0.393
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.113 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.270 |    0.198 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.199 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 890: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.297
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.199 |    0.135 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.082 |   0.281 |    0.217 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.055 |   0.336 |    0.272 | 
     | nst/mac_8in_instance/U174                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.057 |   0.393 |    0.329 | 
     | nst/mac_8in_instance/U316                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.393 |    0.329 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 691: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_2_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__2_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.383
  Arrival Time                  2.447
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.381
     = Beginpoint Arrival Time       2.381
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__2_ | CP ^        |        |       |   2.381 |    2.317 | 
     | normalizer_inst/div_out_2_reg_0__2_ | CP ^ -> Q v | DFQD1  | 0.066 |   2.447 |    2.383 | 
     | normalizer_inst/psum_norm_2_reg_2_  | DB v        | DFXQD4 | 0.000 |   2.447 |    2.383 | 
     +-----------------------------------------------------------------------------------------+ 
Path 692: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.206
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.217
  Arrival Time                  0.281
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.100 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.065 |   0.237 |    0.164 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.262 |    0.190 | 
     | nst/mac_8in_instance/U306                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.035 |   0.297 |    0.225 | 
     | nst/mac_8in_instance/U202                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.297 |    0.225 | 
     | nst/product2_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 891: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_3_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.240
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.139 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.281 |    0.217 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.217 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 693: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.244
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.168 |    0.104 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.179 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.180 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 694: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.246
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.108 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.246 |    0.182 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.246 |    0.182 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 695: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.271
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.192 |    0.128 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.270 |    0.206 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.207 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 696: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.271
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.194 |    0.129 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.270 |    0.206 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.207 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 697: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.280
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.140 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.280 |    0.215 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.215 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 698: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.329
  Arrival Time                  0.394
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.155 |    0.082 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.061 |   0.216 |    0.144 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v | AN3D0 | 0.024 |   0.240 |    0.168 | 
     | nst/U27                                            |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.240 |    0.168 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 892: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.304
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.128 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.079 |   0.272 |    0.208 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.019 |   0.291 |    0.227 | 
     | nst/mac_8in_instance/U16                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.048 |   0.339 |    0.275 | 
     | nst/mac_8in_instance/U23                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> Z v   | CKBD0   | 0.054 |   0.393 |    0.329 | 
     | nst/mac_8in_instance/FE_PHC7829_product3_1         |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.001 |   0.394 |    0.329 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 699: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_4_/DA (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__4_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.386
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.367
  Arrival Time                  2.432
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.378
     = Beginpoint Arrival Time       2.378
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__4_ | CP ^        |        |       |   2.378 |    2.314 | 
     | normalizer_inst/div_out_2_reg_1__4_ | CP ^ -> Q ^ | DFQD1  | 0.053 |   2.432 |    2.367 | 
     | normalizer_inst/psum_norm_2_reg_4_  | DA ^        | DFXQD4 | 0.000 |   2.432 |    2.367 | 
     +-----------------------------------------------------------------------------------------+ 
Path 700: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.307
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.318
  Arrival Time                  0.382
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.124 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.262 |    0.189 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.276 |    0.204 | 
     | nst/mac_8in_instance/U278                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.028 |   0.304 |    0.232 | 
     | nst/mac_8in_instance/U269                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.304 |    0.232 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 893: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.124 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.205 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 894: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.298
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.132 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.269 |    0.205 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.018 |   0.287 |    0.223 | 
     | nst/mac_8in_instance/U59                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.050 |   0.337 |    0.273 | 
     | nst/mac_8in_instance/U61                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> Z v   | BUFFD1  | 0.045 |   0.382 |    0.318 | 
     | nst/mac_8in_instance/FE_PHC7830_product6_1         |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.382 |    0.318 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 701: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.244
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.257
  Arrival Time                  0.321
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.203 |    0.139 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.079 |   0.283 |    0.218 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD1 | 0.023 |   0.305 |    0.241 | 
     | nst/mac_8in_instance/FE_OFC874_q_temp_196          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.321 |    0.257 | 
     | nst/mac_8in_instance/U40                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.321 |    0.257 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 702: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.244
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.105 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.244 |    0.180 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.180 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 703: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_0_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__0_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.383
  Arrival Time                  2.447
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.381
     = Beginpoint Arrival Time       2.381
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__0_ | CP ^        |        |       |   2.381 |    2.317 | 
     | normalizer_inst/div_out_2_reg_0__0_ | CP ^ -> Q v | DFQD1  | 0.066 |   2.447 |    2.383 | 
     | normalizer_inst/psum_norm_2_reg_0_  | DB v        | DFXQD4 | 0.000 |   2.447 |    2.383 | 
     +-----------------------------------------------------------------------------------------+ 
Path 704: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.280
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.140 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.280 |    0.215 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.280 |    0.215 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 705: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.271
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.194 |    0.129 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.207 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.271 |    0.207 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 706: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.275
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.197 |    0.124 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.260 |    0.188 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.276 |    0.204 | 
     | nst/mac_8in_instance/U55                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.298 |    0.225 | 
     | nst/mac_8in_instance/U23                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.298 |    0.225 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 895: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.279
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.202 |    0.138 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.275 |    0.211 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.211 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 707: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.317
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.328
  Arrival Time                  0.393
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.320
     = Beginpoint Arrival Time       0.320
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.320 |    0.256 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.393 |    0.328 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.393 |    0.328 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 708: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.317
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.328
  Arrival Time                  0.393
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.318
     = Beginpoint Arrival Time       0.318
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.318 |    0.254 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.392 |    0.328 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.393 |    0.328 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 709: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.246
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.108 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.246 |    0.182 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.182 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 710: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.274
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.121 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.278 |    0.205 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.279 |    0.206 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 896: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.256
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.201 |    0.136 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.274 |    0.210 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.210 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 711: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.246
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.108 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.246 |    0.181 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.181 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 712: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.278
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.100 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.254 |    0.182 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.002 |   0.256 |    0.183 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 897: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.277
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.131 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.278 |    0.214 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.278 |    0.214 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 713: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.153
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.164
  Arrival Time                  0.229
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.276 |    0.204 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.277 |    0.204 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 898: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.284
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^         |       |       |   0.153 |    0.088 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.212 |    0.148 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/U28 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.229 |    0.164 | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.229 |    0.164 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 714: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.257
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.118 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.257 |    0.193 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.257 |    0.193 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 715: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.245
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.106 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.245 |    0.181 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.181 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 716: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.257
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.118 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.257 |    0.192 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.192 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 717: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.243
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.168 |    0.104 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.179 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.179 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 718: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.206
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.217
  Arrival Time                  0.281
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.139 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.281 |    0.217 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.217 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 719: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_5_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.385
  Arrival Time                  2.449
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.382
     = Beginpoint Arrival Time       2.382
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__5_ | CP ^        |        |       |   2.382 |    2.318 | 
     | normalizer_inst/div_out_1_reg_0__5_ | CP ^ -> Q v | DFQD1  | 0.067 |   2.449 |    2.385 | 
     | normalizer_inst/psum_norm_1_reg_5_  | DB v        | DFXQD4 | 0.000 |   2.449 |    2.385 | 
     +-----------------------------------------------------------------------------------------+ 
Path 720: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.247
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.105 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.247 |    0.183 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.183 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 721: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.243
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.167 |    0.103 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.243 |    0.179 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.179 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 722: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product2_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.315
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.328
  Arrival Time                  0.392
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.185 |    0.112 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.247 |    0.175 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0 | 0.023 |   0.270 |    0.198 | 
     | nst/mac_8in_instance/U46                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.284 |    0.212 | 
     | nst/mac_8in_instance/U47                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.284 |    0.212 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 899: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.282
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.188 |    0.123 | 
     | nst/query_q_reg_11_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.095 |   0.283 |    0.218 | 
     | nst/query_q_reg_11_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.059 |   0.342 |    0.277 | 
     | nst/mac_8in_instance/U147                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> Z v   | OA31D0  | 0.050 |   0.392 |    0.328 | 
     | nst/mac_8in_instance/U148                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.392 |    0.328 | 
     | nst/product2_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 723: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.258
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.186 |    0.113 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.249 |    0.176 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.263 |    0.190 | 
     | nst/mac_8in_instance/U66                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.282 |    0.209 | 
     | nst/mac_8in_instance/U67                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.209 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 900: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.272
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.118 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.258 |    0.193 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.258 |    0.193 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 724: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.277
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.200 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.200 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 901: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.273
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.138 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.277 |    0.212 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.212 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 725: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.120 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.273 |    0.200 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.200 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 902: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.297
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.196 |    0.123 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.260 |    0.187 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.281 |    0.208 | 
     | nst/mac_8in_instance/U27                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.297 |    0.224 | 
     | nst/mac_8in_instance/U28                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.297 |    0.224 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 903: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
<<<<<<< HEAD
  Arrival Time                  0.248
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
=======
  Arrival Time                  0.255
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.099 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.083 |   0.255 |    0.182 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.183 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 904: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.105 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.248 |    0.183 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.183 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 726: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_8_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.645
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.640
  Arrival Time                  0.705
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.644
     = Beginpoint Arrival Time       0.644
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__8_ | CP ^        |        |       |   0.644 |    0.580 | 
     | normalizer_inst/div_out_2_reg_1__8_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.705 |    0.640 | 
     | normalizer_inst/psum_norm_2_reg_8_  | DA v        | DFXQD1 | 0.000 |   0.705 |    0.640 | 
     +-----------------------------------------------------------------------------------------+ 
Path 727: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.244
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.124 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.205 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 905: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_7_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.301
  Arrival Time                  0.374
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.201 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.300 | 
     | normalizer_inst/psum_norm_2_reg_7_ | SA v        | DFXQD1 | 0.001 |   0.374 |    0.301 | 
     +----------------------------------------------------------------------------------------+ 
Path 906: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.275
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.125 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.202 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.202 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 907: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.105 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.244 |    0.180 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.180 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 728: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.248
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.124 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.205 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.001 |   0.278 |    0.206 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 908: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.271
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.105 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.248 |    0.183 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.183 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 729: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.398
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.119 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.271 |    0.198 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.271 |    0.198 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 909: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.258
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.174 |    0.101 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.062 |   0.236 |    0.163 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.258 |    0.185 | 
     | nst/U25                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.258 |    0.185 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 910: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.123 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 911: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.274
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.201 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.201 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 912: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.276
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.275 |    0.202 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.276 |    0.203 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 913: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.282
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.128 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.081 |   0.273 |    0.208 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | AOI21D1 | 0.030 |   0.303 |    0.239 | 
     | nst/mac_8in_instance/U180                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> S ^  | FA1D0   | 0.071 |   0.375 |    0.310 | 
     | nst/mac_8in_instance/U188                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I0 ^ -> ZN v | MUX2ND0 | 0.024 |   0.398 |    0.334 | 
     | nst/mac_8in_instance/U331                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.398 |    0.334 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 730: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.248
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.170 |    0.105 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.065 |   0.235 |    0.170 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.248 |    0.183 | 
     | nst/U41                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.248 |    0.183 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 731: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.274
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.186 |    0.113 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.249 |    0.176 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.264 |    0.191 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.282 |    0.209 | 
     | nst/mac_8in_instance/U51                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.209 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 914: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.271
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.271 |    0.198 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.198 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 915: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.123 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 916: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.127 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.273 |    0.209 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.274 |    0.209 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 732: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.302
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.315
  Arrival Time                  0.379
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.123 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 917: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.299
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.130 | 
     | nst/key_q_reg_13_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.075 |   0.270 |    0.205 | 
     | nst/key_q_reg_13_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.020 |   0.290 |    0.225 | 
     | nst/mac_8in_instance/U199                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.313 |    0.248 | 
     | nst/mac_8in_instance/U201                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> S v   | FA1D0   | 0.067 |   0.379 |    0.315 | 
     | nst/mac_8in_instance/intadd_140_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.379 |    0.315 | 
     | nst/product3_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 733: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.294
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.217
     = Beginpoint Arrival Time       0.217
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.217 |    0.152 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.273 |    0.209 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.021 |   0.294 |    0.229 | 
     | nst/U29                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.294 |    0.229 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 734: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_1_/DA (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__1_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.370
  Arrival Time                  2.434
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.380
     = Beginpoint Arrival Time       2.380
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__1_ | CP ^        |        |       |   2.380 |    2.316 | 
     | normalizer_inst/div_out_2_reg_1__1_ | CP ^ -> Q ^ | DFQD1  | 0.054 |   2.434 |    2.370 | 
     | normalizer_inst/psum_norm_2_reg_1_  | DA ^        | DFXQD4 | 0.000 |   2.434 |    2.370 | 
     +-----------------------------------------------------------------------------------------+ 
Path 735: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.257
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.117 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.257 |    0.192 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.192 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 736: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.245
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.105 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.245 |    0.180 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.180 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 737: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.244
  Slack Time                    0.065
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.115 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.058 |   0.245 |    0.172 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.023 |   0.268 |    0.195 | 
     | nst/mac_8in_instance/U89                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.031 |   0.299 |    0.226 | 
     | nst/mac_8in_instance/U329                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.299 |    0.226 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 918: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.263
  Slack Time                    0.073
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.107 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.244 |    0.179 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.179 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 738: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.248
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.105 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.248 |    0.183 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.248 |    0.183 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 739: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.277
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.138 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.277 |    0.212 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.212 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 740: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.272
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.194 |    0.129 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.206 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.272 |    0.207 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 741: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.258
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.118 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.258 |    0.193 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.193 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 742: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.247
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.170 |    0.105 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.247 |    0.182 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.182 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 743: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.233
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.156 |    0.091 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.218 |    0.154 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.233 |    0.168 | 
     | nst/U36                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.233 |    0.168 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 744: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.259
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.118 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.259 |    0.194 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.194 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 745: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_2_/DA (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__2_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.389
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.370
  Arrival Time                  2.434
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.380
     = Beginpoint Arrival Time       2.380
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__2_ | CP ^        |        |       |   2.380 |    2.316 | 
     | normalizer_inst/div_out_2_reg_1__2_ | CP ^ -> Q ^ | DFQD1  | 0.054 |   2.434 |    2.370 | 
     | normalizer_inst/psum_norm_2_reg_2_  | DA ^        | DFXQD4 | 0.000 |   2.434 |    2.370 | 
     +-----------------------------------------------------------------------------------------+ 
Path 746: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.259
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.118 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.259 |    0.194 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.259 |    0.194 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 747: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.271
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.192 |    0.127 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.270 |    0.205 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.271 |    0.206 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 748: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.271
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.099 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.090 |   0.262 |    0.189 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.190 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 919: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.275
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^         |          |       |   0.192 |    0.119 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.251 |    0.178 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/U11 | A1 ^ -> ZN v | AOI221D0 | 0.025 |   0.275 |    0.202 | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.275 |    0.202 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 920: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.194 |    0.129 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.270 |    0.205 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.206 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 749: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.257
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.117 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.257 |    0.192 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.193 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 750: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_0_/DA (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__0_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.370
  Arrival Time                  2.435
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.382
     = Beginpoint Arrival Time       2.382
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__0_ | CP ^        |        |       |   2.382 |    2.317 | 
     | normalizer_inst/div_out_1_reg_1__0_ | CP ^ -> Q ^ | DFQD1  | 0.054 |   2.435 |    2.370 | 
     | normalizer_inst/psum_norm_1_reg_0_  | DA ^        | DFXQD4 | 0.000 |   2.435 |    2.370 | 
     +-----------------------------------------------------------------------------------------+ 
Path 751: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_3_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.387
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.387
  Arrival Time                  2.452
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.379
     = Beginpoint Arrival Time       2.379
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__3_ | CP ^        |        |       |   2.379 |    2.314 | 
     | normalizer_inst/div_out_2_reg_0__3_ | CP ^ -> Q v | DFQD1  | 0.073 |   2.452 |    2.387 | 
     | normalizer_inst/psum_norm_2_reg_3_  | DB v        | DFXQD2 | 0.000 |   2.452 |    2.387 | 
     +-----------------------------------------------------------------------------------------+ 
Path 752: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.270
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.194 |    0.129 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.270 |    0.205 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.205 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 753: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.247
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.104 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.247 |    0.182 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.182 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 754: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.207
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.218
  Arrival Time                  0.283
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.204 |    0.139 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.283 |    0.218 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.283 |    0.218 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 755: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_8_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.641
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.637
  Arrival Time                  0.702
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.640
     = Beginpoint Arrival Time       0.640
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__8_ | CP ^        |        |       |   0.640 |    0.575 | 
     | normalizer_inst/div_out_1_reg_1__8_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.702 |    0.637 | 
     | normalizer_inst/psum_norm_1_reg_8_  | DA v        | DFXQD1 | 0.000 |   0.702 |    0.637 | 
     +-----------------------------------------------------------------------------------------+ 
Path 756: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.280
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.203 |    0.138 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.266 |    0.201 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.280 |    0.214 | 
     | nst/U24                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.280 |    0.214 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 757: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.278
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.130 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.278 |    0.213 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.278 |    0.213 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 758: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.259
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.118 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.258 |    0.193 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.194 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 759: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.246
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.171 |    0.106 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.246 |    0.181 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.246 |    0.181 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 760: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/rd_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.296
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.216
     = Beginpoint Arrival Time       0.216
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | CP ^         |       |       |   0.216 |    0.151 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | CP ^ -> Q ^  | DFD1  | 0.067 |   0.282 |    0.217 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/U27 | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.296 |    0.231 | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | D v          | DFD1  | 0.000 |   0.296 |    0.231 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 761: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.259
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.118 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.258 |    0.193 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.259 |    0.194 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 762: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.126 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.272 |    0.207 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.207 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 763: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.233
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^         |       |       |   0.155 |    0.090 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.216 |    0.151 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.233 |    0.168 | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.233 |    0.168 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 764: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.149
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.159
  Arrival Time                  0.225
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.149
     = Beginpoint Arrival Time       0.149
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^         |          |       |   0.149 |    0.084 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.204 |    0.139 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/U10 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.225 |    0.159 | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.225 |    0.159 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 765: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.276
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.201 |    0.136 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.276 |    0.211 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.211 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 766: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.065
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.124 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.205 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 921: MET Hold Check with Pin normalizer_inst/div_out_2_reg_0__9_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_0__4_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.284
  Arrival Time                  0.357
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_0__4_  | CP ^         |         |       |   0.110 |    0.037 | 
     | normalizer_inst/div_in_2_reg_0__4_  | CP ^ -> Q v  | DFQD4   | 0.073 |   0.183 |    0.110 | 
     | normalizer_inst/U12314              | A2 v -> ZN ^ | ND2D8   | 0.024 |   0.207 |    0.134 | 
     | normalizer_inst/U1573               | A1 ^ -> ZN v | ND2D8   | 0.017 |   0.223 |    0.150 | 
     | normalizer_inst/FE_RC_2577_0        | B v -> ZN ^  | IOA21D2 | 0.013 |   0.237 |    0.163 | 
     | normalizer_inst/FE_RC_2574_0        | B1 ^ -> ZN v | IND2D4  | 0.013 |   0.250 |    0.177 | 
     | normalizer_inst/U1472               | A2 v -> ZN ^ | ND2D2   | 0.015 |   0.264 |    0.191 | 
     | normalizer_inst/U7115               | A2 ^ -> ZN v | ND2D4   | 0.013 |   0.278 |    0.205 | 
     | normalizer_inst/U8694               | A1 v -> ZN ^ | CKND2D4 | 0.014 |   0.292 |    0.218 | 
     | normalizer_inst/U8690               | A1 ^ -> ZN v | CKND2D8 | 0.017 |   0.308 |    0.235 | 
     | normalizer_inst/FE_RC_23_0          | A2 v -> ZN ^ | ND3D8   | 0.019 |   0.327 |    0.254 | 
     | normalizer_inst/U11307              | A2 ^ -> ZN v | CKND2D1 | 0.029 |   0.357 |    0.284 | 
     | normalizer_inst/div_out_2_reg_0__9_ | D v          | DFQD1   | 0.000 |   0.357 |    0.284 | 
     +-------------------------------------------------------------------------------------------+ 
Path 922: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.275
  Slack Time                    0.073
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.194 |    0.128 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.206 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.207 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 767: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.243
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.167 |    0.102 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.243 |    0.178 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.178 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 768: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.280
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.138 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.279 |    0.214 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.214 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 769: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.270
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.125 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.269 |    0.203 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.270 |    0.204 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 770: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.245
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.169 |    0.104 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.245 |    0.179 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.245 |    0.179 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 771: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.258
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.116 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.258 |    0.192 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.258 |    0.192 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 772: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.271
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.126 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.270 |    0.204 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.271 |    0.205 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 773: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.280
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.138 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.279 |    0.214 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.214 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 774: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.247
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.103 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.247 |    0.181 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.181 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 775: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.243
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.257
  Arrival Time                  0.323
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.206
     = Beginpoint Arrival Time       0.206
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.121 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.275 |    0.202 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.202 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 923: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.298
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.206 |    0.140 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.063 |   0.269 |    0.203 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.022 |   0.291 |    0.225 | 
     | nst/mac_8in_instance/U89                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> Z v   | OA31D0  | 0.031 |   0.323 |    0.257 | 
     | nst/mac_8in_instance/U90                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.323 |    0.257 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 776: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/DA (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__6_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.381
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.362
  Arrival Time                  2.428
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.373
     = Beginpoint Arrival Time       2.373
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__6_ | CP ^        |        |       |   2.373 |    2.308 | 
     | normalizer_inst/div_out_1_reg_1__6_ | CP ^ -> Q ^ | DFQD1  | 0.055 |   2.428 |    2.362 | 
     | normalizer_inst/psum_norm_1_reg_6_  | DA ^        | DFXQD4 | 0.000 |   2.428 |    2.362 | 
     +-----------------------------------------------------------------------------------------+ 
Path 777: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.189 |    0.124 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.250 |    0.184 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.017 |   0.268 |    0.202 | 
     | nst/U29                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.268 |    0.202 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 778: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.244
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.166 |    0.101 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.222 |    0.156 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.244 |    0.178 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.244 |    0.178 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 779: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.277
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
=======
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.196 |    0.123 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.261 |    0.188 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.275 |    0.202 | 
     | nst/mac_8in_instance/U54                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.298 |    0.225 | 
     | nst/mac_8in_instance/U22                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.298 |    0.225 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 924: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.272
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.201 |    0.136 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.277 |    0.212 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.212 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 780: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.277
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.201 |    0.136 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.277 |    0.212 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.212 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 781: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.281
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.137 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.280 |    0.215 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.281 |    0.215 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 782: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.233
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^         |          |       |   0.155 |    0.089 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.212 |    0.146 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/U10 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.233 |    0.167 | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.233 |    0.167 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 783: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.277
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.201 |    0.135 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.277 |    0.211 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.212 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 784: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.246
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.103 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.246 |    0.180 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.180 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 785: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.242
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.252
  Arrival Time                  0.317
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.242
     = Beginpoint Arrival Time       0.242
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.242 |    0.176 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.076 |   0.317 |    0.251 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.317 |    0.252 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 786: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.276
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.192 |    0.126 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.276 |    0.210 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.210 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 787: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_5_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.338
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.098 | 
     | nst/key_q_reg_6_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.073 |   0.237 |    0.171 | 
     | nst/key_q_reg_6_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D1 | 0.019 |   0.256 |    0.190 | 
     | nst/mac_8in_instance/U12                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S v  | FA1D0   | 0.050 |   0.306 |    0.240 | 
     | nst/mac_8in_instance/U302                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN v | XNR2D1  | 0.032 |   0.338 |    0.272 | 
     | nst/mac_8in_instance/FE_RC_2138_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.338 |    0.272 | 
     | nst/product1_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 788: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.206
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.217
  Arrival Time                  0.282
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.137 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.282 |    0.217 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.217 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 789: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.258
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.116 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.258 |    0.192 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.192 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 790: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.244
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.256
  Arrival Time                  0.322
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.204 |    0.139 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.273 |    0.208 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.028 |   0.301 |    0.235 | 
     | nst/mac_8in_instance/U45                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.021 |   0.322 |    0.256 | 
     | nst/mac_8in_instance/U46                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.322 |    0.256 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 791: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.282
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.137 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.281 |    0.215 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.282 |    0.216 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 792: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.194 |    0.128 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.206 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.273 |    0.207 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 793: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.247
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.247 |    0.181 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.181 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 794: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.245
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.167 |    0.101 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.245 |    0.180 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.180 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 795: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.278
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.272 |    0.199 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.199 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 925: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.137 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.277 |    0.211 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.212 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 796: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.246
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.246 |    0.180 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.180 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 797: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.246
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.103 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.246 |    0.181 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.181 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 798: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.282
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.204 |    0.138 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.281 |    0.215 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.282 |    0.216 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 799: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.123 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 926: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
<<<<<<< HEAD
= Required Time                 0.204
  Arrival Time                  0.270
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.194 |    0.128 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.270 |    0.204 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.204 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 800: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.273
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.191 |    0.125 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.271 |    0.205 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.206 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 801: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.315
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.326
  Arrival Time                  0.393
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.318
     = Beginpoint Arrival Time       0.318
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.318 |    0.252 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.392 |    0.326 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.393 |    0.326 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 802: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.234
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |          |       |   0.156 |    0.089 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.212 |    0.146 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.234 |    0.167 | 
     | nst/U31                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1    | 0.000 |   0.234 |    0.167 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 803: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.249
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.103 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.249 |    0.183 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.183 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 804: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.276
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
=======
= Required Time                 0.203
  Arrival Time                  0.276
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.125 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.084 |   0.275 |    0.209 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.276 |    0.210 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 805: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.276
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.192 |    0.125 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.275 |    0.209 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.210 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 806: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.246
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.104 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.246 |    0.180 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.180 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 807: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.259
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.116 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.259 |    0.193 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.193 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 808: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.234
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |          |       |   0.156 |    0.090 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.212 |    0.146 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.234 |    0.168 | 
     | nst/U34                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1    | 0.000 |   0.234 |    0.168 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 809: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.246
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.246 |    0.180 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.180 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 810: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.280
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.129 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.280 |    0.214 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.214 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 811: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.247
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.102 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.247 |    0.181 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.181 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 812: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.194 |    0.127 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.251 |    0.185 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.020 |   0.272 |    0.205 | 
     | nst/U21                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.272 |    0.205 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 813: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.277
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.192 |    0.125 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.276 |    0.210 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.210 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 814: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.281
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.137 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.281 |    0.215 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.215 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 815: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.246
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.246 |    0.179 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.179 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 816: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.246
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.170 |    0.104 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.246 |    0.179 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.246 |    0.180 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 817: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.248
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.168 |    0.101 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.248 |    0.181 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.181 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 818: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.247
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.170 |    0.103 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.247 |    0.180 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.180 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 819: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.165
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.176
  Arrival Time                  0.242
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |          |       |   0.164 |    0.098 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.220 |    0.153 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/U26 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.242 |    0.176 | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.242 |    0.176 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 820: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.241
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.251
  Arrival Time                  0.318
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.242
     = Beginpoint Arrival Time       0.242
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.242 |    0.175 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.076 |   0.318 |    0.251 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.318 |    0.251 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 821: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.246
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.125 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.276 |    0.203 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.203 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 927: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.282
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.186 |    0.113 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.249 |    0.176 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.263 |    0.190 | 
     | nst/mac_8in_instance/U65                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.282 |    0.209 | 
     | nst/mac_8in_instance/U66                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.209 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 928: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.255
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.167 |    0.100 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.246 |    0.179 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.179 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 822: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_3_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.340
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.099 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.083 |   0.255 |    0.182 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.255 |    0.182 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 929: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.284
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.099 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.074 |   0.239 |    0.172 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.019 |   0.258 |    0.191 | 
     | nst/mac_8in_instance/U172                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.020 |   0.278 |    0.211 | 
     | nst/mac_8in_instance/U133                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> S v   | FA1D0   | 0.062 |   0.340 |    0.273 | 
     | nst/mac_8in_instance/intadd_179_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.340 |    0.273 | 
     | nst/product4_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 823: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.272
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^         |          |       |   0.194 |    0.127 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.251 |    0.184 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/U23 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.272 |    0.205 | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.272 |    0.205 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 824: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.246
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.246 |    0.179 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.179 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 825: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.249
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.170 |    0.103 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.228 |    0.161 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.249 |    0.182 | 
     | nst/U37                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.249 |    0.182 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 826: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.247
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.103 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.247 |    0.180 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.180 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 827: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.247
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.102 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.247 |    0.180 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.180 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 828: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.248
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.248 |    0.181 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.181 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 829: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.260
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.116 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.260 |    0.193 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.193 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 830: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.280
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.280 |    0.213 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.280 |    0.213 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 831: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.248
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.105 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.248 |    0.181 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.182 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 832: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.191 |    0.124 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.271 |    0.204 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.273 |    0.205 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 833: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.280
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.280 |    0.213 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.280 |    0.213 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 834: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.234
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^         |          |       |   0.155 |    0.088 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.211 |    0.144 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/U27 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.234 |    0.167 | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.234 |    0.167 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 835: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.247
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.168 |    0.100 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.247 |    0.180 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.180 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 836: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.259
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.115 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.259 |    0.192 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.192 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 837: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.281
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.136 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.281 |    0.214 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.214 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 838: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.248
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.168 |    0.101 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.248 |    0.181 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.248 |    0.181 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 839: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.205
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.281
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.280 |    0.213 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.281 |    0.214 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 840: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.280
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.135 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.280 |    0.213 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.213 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 841: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.279
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.201 |    0.134 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.279 |    0.211 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.279 |    0.211 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 842: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.279
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.201 |    0.134 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.279 |    0.211 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.211 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 843: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.260
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.116 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.260 |    0.193 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.193 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 844: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.272
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.194 |    0.126 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.250 |    0.182 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.272 |    0.205 | 
     | nst/U25                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.272 |    0.205 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 845: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.247
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.101 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.247 |    0.179 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.179 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 846: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.248
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.105 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.248 |    0.181 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.181 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 847: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.280
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.280 |    0.213 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.213 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 848: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.245
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.166 |    0.099 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.225 |    0.157 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.021 |   0.245 |    0.178 | 
     | nst/U33                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.245 |    0.178 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 849: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.282
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.086 |   0.281 |    0.214 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.282 |    0.214 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 850: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.166
  Arrival Time                  0.234
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |          |       |   0.154 |    0.087 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.211 |    0.143 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/U26 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.234 |    0.166 | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.234 |    0.166 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 851: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.317
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.327
  Arrival Time                  0.394
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.191 |    0.123 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.080 |   0.271 |    0.204 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.030 |   0.301 |    0.234 | 
     | nst/mac_8in_instance/U15                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.042 |   0.343 |    0.276 | 
     | nst/mac_8in_instance/U22                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> Z v   | CKBD0   | 0.051 |   0.394 |    0.327 | 
     | nst/FE_PHC7838_product2_1                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.394 |    0.327 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 852: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.205
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.283
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.204 |    0.137 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.283 |    0.215 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.283 |    0.216 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 853: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.249
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.102 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.249 |    0.182 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.182 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 854: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.205
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.282
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.086 |   0.282 |    0.214 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.215 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 855: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.260
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.113 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.259 |    0.192 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.193 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 856: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.235
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^         |          |       |   0.155 |    0.088 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.057 |   0.212 |    0.145 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/U25 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.235 |    0.168 | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.235 |    0.168 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 857: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.245
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.167 |    0.100 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.245 |    0.178 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.178 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 858: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.381
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.375
  Arrival Time                  2.442
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.373
     = Beginpoint Arrival Time       2.373
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__6_ | CP ^        |        |       |   2.373 |    2.306 | 
     | normalizer_inst/div_out_1_reg_0__6_ | CP ^ -> Q v | DFQD1  | 0.069 |   2.442 |    2.375 | 
     | normalizer_inst/psum_norm_1_reg_6_  | DB v        | DFXQD4 | 0.000 |   2.442 |    2.375 | 
     +-----------------------------------------------------------------------------------------+ 
Path 859: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.281
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.280 |    0.213 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.213 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 860: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.234
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |       |       |   0.154 |    0.087 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.216 |    0.149 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.234 |    0.167 | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.234 |    0.167 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 861: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.166
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.246
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.171 |    0.103 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.246 |    0.179 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.179 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 862: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.260
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.101 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.091 |   0.259 |    0.192 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.260 |    0.192 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 863: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.208
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.219
  Arrival Time                  0.286
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.208
     = Beginpoint Arrival Time       0.208
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^         |          |       |   0.208 |    0.140 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.264 |    0.197 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/U20 | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.286 |    0.219 | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.286 |    0.219 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 864: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.249
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.102 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.249 |    0.181 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.181 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 865: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.292
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.213
     = Beginpoint Arrival Time       0.213
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |          |       |   0.213 |    0.146 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.269 |    0.201 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.292 |    0.224 | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.292 |    0.224 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 866: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.282
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.086 |   0.281 |    0.213 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.282 |    0.214 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 867: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.279
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.201 |    0.134 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.279 |    0.211 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.279 |    0.211 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 868: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.279
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.201 |    0.134 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.279 |    0.211 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.211 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 869: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.277
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.201 |    0.133 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.277 |    0.209 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.210 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 870: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.313
  Arrival Time                  0.380
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.128 | 
     | nst/key_q_reg_5_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.267 |    0.200 | 
     | nst/key_q_reg_5_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.018 |   0.285 |    0.217 | 
     | nst/mac_8in_instance/U14                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.042 |   0.327 |    0.259 | 
     | nst/mac_8in_instance/U21                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> Z v   | CKBD0   | 0.053 |   0.380 |    0.312 | 
     | nst/FE_PHC7832_product1_1                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.380 |    0.313 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 871: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.146
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.156
  Arrival Time                  0.224
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.146
     = Beginpoint Arrival Time       0.146
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |          |       |   0.146 |    0.078 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.201 |    0.133 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/U25 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.224 |    0.156 | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.224 |    0.156 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 872: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.272
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.195 |    0.127 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.271 |    0.204 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.204 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 873: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.280
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.202 |    0.134 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.280 |    0.213 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.213 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 874: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.246
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.101 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.246 |    0.179 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.179 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 875: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.249
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.104 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.249 |    0.181 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.182 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 876: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.205
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.282
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.086 |   0.282 |    0.214 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.282 |    0.215 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 877: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.282
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.135 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.281 |    0.213 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.282 |    0.214 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 878: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.282
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.086 |   0.282 |    0.214 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.214 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 879: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.247
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.101 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.247 |    0.179 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.179 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 880: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.153
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.163
  Arrival Time                  0.231
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^         |          |       |   0.153 |    0.085 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.208 |    0.140 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/U25 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.231 |    0.163 | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.231 |    0.163 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 881: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.165
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.177
  Arrival Time                  0.245
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.169 |    0.101 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.245 |    0.177 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.177 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 882: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.282
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.203 |    0.135 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.260 |    0.192 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.022 |   0.282 |    0.214 | 
     | nst/U27                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.282 |    0.214 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 883: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.249
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.101 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.249 |    0.181 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.181 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 884: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.260
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.114 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.260 |    0.192 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.192 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 885: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_3_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.259
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.341
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.164 |    0.096 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.074 |   0.239 |    0.171 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.025 |   0.264 |    0.196 | 
     | nst/mac_8in_instance/U142                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D1 | 0.016 |   0.280 |    0.212 | 
     | nst/mac_8in_instance/U140                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> S v   | FA1D0   | 0.060 |   0.341 |    0.273 | 
     | nst/mac_8in_instance/intadd_177_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.341 |    0.273 | 
     | nst/product6_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 886: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.272
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.194 |    0.126 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.204 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.204 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 887: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.248
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.102 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.248 |    0.180 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.180 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 888: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.282
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.135 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.282 |    0.214 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.214 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 889: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.319
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.327
  Arrival Time                  0.395
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.191 |    0.123 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.078 |   0.269 |    0.201 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.019 |   0.288 |    0.220 | 
     | nst/mac_8in_instance/U57                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.049 |   0.337 |    0.269 | 
     | nst/mac_8in_instance/U58                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> Z v   | CKBD0   | 0.058 |   0.395 |    0.327 | 
     | nst/FE_PHC7828_product1_1                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.001 |   0.395 |    0.327 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 890: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.246
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.167 |    0.099 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.246 |    0.178 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.178 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 891: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.282
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.127 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.086 |   0.282 |    0.214 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.282 |    0.214 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 892: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.260
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.169 |    0.101 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.091 |   0.259 |    0.191 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.192 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 893: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.207
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.217
  Arrival Time                  0.286
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.204 |    0.136 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.286 |    0.217 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.286 |    0.217 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 894: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.281
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.135 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.281 |    0.213 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.213 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 895: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.260
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.112 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.259 |    0.191 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.192 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 896: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.250
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |          |       |   0.169 |    0.101 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.225 |    0.157 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/U26 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.250 |    0.181 | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.250 |    0.181 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 897: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.247
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.247 |    0.178 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.179 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 898: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_3_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.260
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.273
  Arrival Time                  0.341
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.186 |    0.112 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.250 |    0.177 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.266 |    0.193 | 
     | nst/mac_8in_instance/U69                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.284 |    0.211 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.284 |    0.211 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 930: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add2_reg_l1_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add2_reg_l1_
reg_0_/D  (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.097 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.238 |    0.170 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.018 |   0.256 |    0.187 | 
     | nst/mac_8in_instance/U146                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.278 |    0.210 | 
     | nst/mac_8in_instance/U144                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> S v   | FA1D0   | 0.063 |   0.341 |    0.273 | 
     | nst/mac_8in_instance/intadd_176_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.341 |    0.273 | 
     | nst/product7_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 899: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.247
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.179 |    0.105 | 
     | nst/product4_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.062 |   0.241 |    0.168 | 
     | nst/product4_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN v | IAO21D0 | 0.037 |   0.278 |    0.204 | 
     | nst/U55                                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.278 |    0.204 | 
     | nst/add2_reg_l1_reg_0_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 931: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.299
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.198 |    0.125 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.073 |   0.270 |    0.197 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD1 | 0.016 |   0.286 |    0.213 | 
     | nst/mac_8in_instance/U16                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.299 |    0.226 | 
     | nst/mac_8in_instance/U35                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.299 |    0.226 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 932: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.273
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.101 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.247 |    0.179 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.179 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 900: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.248
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.273 |    0.200 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.200 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 933: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.273
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.101 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.248 |    0.179 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.179 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 901: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.271
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |          |       |   0.192 |    0.124 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.247 |    0.179 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.271 |    0.202 | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.271 |    0.202 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 902: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.282
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.119 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.273 |    0.199 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.199 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 934: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.272
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.272 |    0.199 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.199 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 935: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.276
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.135 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.282 |    0.214 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.214 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 903: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.282
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.275 |    0.202 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.276 |    0.202 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 936: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.135 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.282 |    0.213 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.213 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 904: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.248
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.122 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 937: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.101 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.248 |    0.179 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.179 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 905: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.282
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.122 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.279 |    0.205 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.205 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 938: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.275
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.135 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.282 |    0.213 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.213 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 906: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.321
  Arrival Time                  0.389
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.275 |    0.202 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.202 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 939: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product7_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.231
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.318
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.128 | 
     | nst/key_q_reg_22_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.077 |   0.273 |    0.204 | 
     | nst/key_q_reg_22_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | AOI21D1 | 0.030 |   0.303 |    0.235 | 
     | nst/mac_8in_instance/U136                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> S ^  | FA1D0   | 0.057 |   0.360 |    0.292 | 
     | nst/mac_8in_instance/U145                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I0 ^ -> ZN v | MUX2ND0 | 0.029 |   0.389 |    0.321 | 
     | nst/mac_8in_instance/U347                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.389 |    0.321 | 
     | nst/product5_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 907: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.281
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
=======
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.195 |    0.121 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.063 |   0.258 |    0.184 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.026 |   0.284 |    0.211 | 
     | nst/mac_8in_instance/U102                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | B v -> Z v   | OA31D0  | 0.034 |   0.318 |    0.245 | 
     | nst/mac_8in_instance/U103                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.318 |    0.245 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 940: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.114 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.090 |   0.277 |    0.204 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.278 |    0.205 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 941: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.202 |    0.133 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.281 |    0.212 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.212 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 908: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.304
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.313
  Arrival Time                  0.382
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.303
     = Beginpoint Arrival Time       0.303
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.303 |    0.234 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.381 |    0.313 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.382 |    0.313 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 909: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.272
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.278 |    0.204 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.279 |    0.205 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 942: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/rd_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.277
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | CP ^         |       |       |   0.192 |    0.119 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | CP ^ -> Q ^  | DFD1  | 0.072 |   0.264 |    0.190 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/U27 | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.277 |    0.204 | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | D v          | DFD1  | 0.000 |   0.277 |    0.204 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 943: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.122 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.279 |    0.205 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.205 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 944: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.277
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.195 |    0.126 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.271 |    0.203 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.203 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 910: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.261
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.199 |    0.125 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.277 |    0.203 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.204 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 945: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.264
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.099 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.091 |   0.263 |    0.190 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.264 |    0.191 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 946: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.272
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.114 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.261 |    0.193 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.193 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 911: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.306
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.320
  Arrival Time                  0.389
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.272 |    0.198 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.198 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 947: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.122 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.205 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 948: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_6_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.300
  Arrival Time                  0.374
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.200 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.299 | 
     | normalizer_inst/psum_norm_2_reg_6_ | SA v        | DFXQD1 | 0.001 |   0.374 |    0.300 | 
     +----------------------------------------------------------------------------------------+ 
Path 949: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.256
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.099 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.254 |    0.181 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.002 |   0.256 |    0.182 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 950: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.273
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.119 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.273 |    0.200 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.200 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 951: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.283
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.200 |    0.132 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.075 |   0.276 |    0.207 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | AOI21D1 | 0.019 |   0.295 |    0.227 | 
     | nst/mac_8in_instance/U123                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.045 |   0.340 |    0.271 | 
     | nst/mac_8in_instance/U131                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> Z v  | XOR3D1  | 0.049 |   0.389 |    0.320 | 
     | nst/mac_8in_instance/U327                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.389 |    0.320 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 912: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.248
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.101 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.248 |    0.179 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.179 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 913: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.261
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.114 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.261 |    0.193 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.193 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 914: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.237
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.156 |    0.088 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.215 |    0.146 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.022 |   0.237 |    0.169 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.237 |    0.169 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 915: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.261
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.114 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.261 |    0.193 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.261 |    0.193 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 916: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.266 |    0.192 | 
     | nst/mac_8in_instance/U15                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.283 |    0.210 | 
     | nst/mac_8in_instance/U22                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.210 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 952: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
<<<<<<< HEAD
  Arrival Time                  0.276
  Slack Time                    0.069
=======
  Arrival Time                  0.281
  Slack Time                    0.074
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^         |          |       |   0.196 |    0.127 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.057 |   0.253 |    0.184 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.276 |    0.207 | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.276 |    0.207 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 917: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.249
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.249 |    0.180 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.181 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 918: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.210
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.221
  Arrival Time                  0.290
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.210
     = Beginpoint Arrival Time       0.210
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^         |          |       |   0.210 |    0.141 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.266 |    0.197 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.290 |    0.221 | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.290 |    0.221 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 919: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.261
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.114 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.261 |    0.192 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.192 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 920: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.272
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |       |       |   0.192 |    0.123 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.255 |    0.186 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/U9  | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.272 |    0.203 | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.272 |    0.203 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 921: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.251
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.100 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.251 |    0.182 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.182 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 922: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.251
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.250 |    0.181 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.251 |    0.182 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 923: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.281
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.202 |    0.133 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.281 |    0.212 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.212 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 924: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.194 |    0.125 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.273 |    0.204 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.204 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 925: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.261
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.114 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.261 |    0.192 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.192 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 926: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.281
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |          |       |   0.201 |    0.132 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.257 |    0.188 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.281 |    0.211 | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.281 |    0.211 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 927: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.272
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.194 |    0.125 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.203 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.203 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 928: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.249
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.100 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.249 |    0.180 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.180 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 929: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.165
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.177
  Arrival Time                  0.246
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.170 |    0.101 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.246 |    0.177 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.177 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 930: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.248
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.196 |    0.122 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.062 |   0.258 |    0.184 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.023 |   0.281 |    0.207 | 
     | nst/U33                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.281 |    0.207 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 953: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.122 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.083 |   0.279 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.279 |    0.206 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 954: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.272
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.248 |    0.179 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.179 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 931: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.236
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^         |       |       |   0.155 |    0.086 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.218 |    0.149 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.236 |    0.167 | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.236 |    0.167 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 932: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.260
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.113 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.260 |    0.191 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.191 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 933: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.282
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.134 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.282 |    0.213 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.213 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 934: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.282
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.134 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.282 |    0.213 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.213 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 935: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.280
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.133 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.280 |    0.211 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.211 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 936: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.283
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.205 |    0.135 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.283 |    0.214 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.214 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 937: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.248
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.248 |    0.179 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.179 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 938: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.195 |    0.126 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.273 |    0.204 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.204 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 939: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.283
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.205
     = Beginpoint Arrival Time       0.205
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.205 |    0.135 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.283 |    0.214 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.214 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 940: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.283
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.135 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.283 |    0.214 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.214 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 941: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.248
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.248 |    0.179 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.179 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 942: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.261
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.113 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.261 |    0.191 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.191 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 943: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.262
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.272 |    0.198 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.198 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 955: MET Hold Check with Pin normalizer_inst/shift_reg_1__3__4_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__4_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__4__4_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.259
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__4__4_ | CP ^        |        |       |   0.179 |    0.105 | 
     | normalizer_inst/shift_reg_1__4__4_ | CP ^ -> Q ^ | DFQD1  | 0.054 |   0.233 |    0.159 | 
     | normalizer_inst/U15540             | B2 ^ -> Z ^ | AO22D1 | 0.026 |   0.259 |    0.185 | 
     | normalizer_inst/shift_reg_1__3__4_ | D ^         | DFQD1  | 0.000 |   0.259 |    0.185 | 
     +----------------------------------------------------------------------------------------+ 
Path 956: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.283
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.184 |    0.110 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.247 |    0.173 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.263 |    0.189 | 
     | nst/mac_8in_instance/U52                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.283 |    0.209 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.209 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 957: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.276
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.114 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.262 |    0.193 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.193 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 944: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.283
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.135 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.283 |    0.214 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.214 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 945: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.283
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.135 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.283 |    0.214 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.214 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 946: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.247
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.169 |    0.100 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.247 |    0.178 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.178 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 947: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.251
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
=======
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.121 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.276 |    0.202 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.202 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 958: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.285
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |       |       |   0.169 |    0.100 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.064 |   0.233 |    0.163 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.251 |    0.182 | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.251 |    0.182 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 948: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.251
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.250 |    0.181 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.181 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 949: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.283
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.204 |    0.135 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.283 |    0.214 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.214 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 950: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.250
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.250 |    0.181 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.181 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 951: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product2_reg_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_3_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.316
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.328
  Arrival Time                  0.397
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.186 |    0.112 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.253 |    0.180 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND0 | 0.019 |   0.273 |    0.199 | 
     | nst/mac_8in_instance/FE_OFC1176_q_temp_96          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.012 |   0.285 |    0.211 | 
     | nst/mac_8in_instance/U27                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.285 |    0.211 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 959: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.285
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.191 |    0.121 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.080 |   0.271 |    0.202 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.026 |   0.298 |    0.228 | 
     | nst/mac_8in_instance/U278                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.025 |   0.322 |    0.253 | 
     | nst/mac_8in_instance/U281                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> S v   | FA1D0   | 0.075 |   0.397 |    0.328 | 
     | nst/mac_8in_instance/intadd_133_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.397 |    0.328 | 
     | nst/product2_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 952: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.262
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.183 |    0.113 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.262 |    0.193 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.193 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 953: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.249
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.100 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.249 |    0.179 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.179 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 954: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.250
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.102 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.250 |    0.180 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.181 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 955: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.280
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.201 |    0.132 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.280 |    0.211 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.211 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 956: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.249
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.169 |    0.099 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.249 |    0.179 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.179 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 957: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_4_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__4_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          2.390
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 2.383
  Arrival Time                  2.453
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.382
     = Beginpoint Arrival Time       2.382
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__4_ | CP ^        |        |       |   2.382 |    2.313 | 
     | normalizer_inst/div_out_1_reg_0__4_ | CP ^ -> Q v | DFQD1  | 0.070 |   2.453 |    2.383 | 
     | normalizer_inst/psum_norm_1_reg_4_  | DB v        | DFXQD4 | 0.000 |   2.453 |    2.383 | 
     +-----------------------------------------------------------------------------------------+ 
Path 958: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.207
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.218
  Arrival Time                  0.288
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.207
     = Beginpoint Arrival Time       0.207
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |          |       |   0.207 |    0.137 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.057 |   0.264 |    0.194 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.025 |   0.288 |    0.218 | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.288 |    0.218 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 959: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.283
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.133 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.283 |    0.213 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.213 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 960: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product2_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.302
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.316
  Arrival Time                  0.386
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.265 |    0.191 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.285 |    0.211 | 
     | nst/mac_8in_instance/U75                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.285 |    0.211 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 960: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.283
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.282 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.209 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 961: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.208
     = Beginpoint Arrival Time       0.208
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.208 |    0.134 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.281 |    0.207 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.281 |    0.207 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 962: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.286
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.125 | 
     | nst/key_q_reg_10_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.075 |   0.270 |    0.200 | 
     | nst/key_q_reg_10_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI21D1 | 0.027 |   0.297 |    0.227 | 
     | nst/mac_8in_instance/U92                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S v  | FA1D0   | 0.053 |   0.350 |    0.281 | 
     | nst/mac_8in_instance/U101                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN v | XNR2D1  | 0.035 |   0.386 |    0.316 | 
     | nst/mac_8in_instance/FE_RC_2151_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.386 |    0.316 | 
     | nst/product2_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 961: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.308
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.317
  Arrival Time                  0.387
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
=======
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.264 |    0.190 | 
     | nst/mac_8in_instance/U67                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.286 |    0.212 | 
     | nst/mac_8in_instance/U23                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.286 |    0.212 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 963: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.270
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.112 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.269 |    0.195 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.196 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 964: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.284
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.204 |    0.134 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.272 |    0.203 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.289 |    0.219 | 
     | nst/mac_8in_instance/U21                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.043 |   0.333 |    0.263 | 
     | nst/mac_8in_instance/U71                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> Z v   | CKBD0   | 0.054 |   0.386 |    0.316 | 
     | nst/FE_PHC7831_product7_1                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.387 |    0.317 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 962: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.261
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.112 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.261 |    0.191 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.191 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 963: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.283
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.203 |    0.133 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.283 |    0.213 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.213 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 964: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.239
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^         |          |       |   0.156 |    0.086 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.061 |   0.218 |    0.148 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/U10 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.239 |    0.169 | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.239 |    0.169 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 965: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.283
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.203 |    0.133 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.283 |    0.213 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.213 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 966: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.250
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.102 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.250 |    0.180 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.180 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 967: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.248
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.186 |    0.112 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.250 |    0.175 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.265 |    0.191 | 
     | nst/mac_8in_instance/U70                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.284 |    0.210 | 
     | nst/mac_8in_instance/U71                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.284 |    0.210 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 965: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.168 |    0.098 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.248 |    0.178 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.178 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 968: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.251
  Slack Time                    0.070
=======
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.281 |    0.207 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.207 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 966: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.260
  Slack Time                    0.074
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.102 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.250 |    0.180 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.001 |   0.251 |    0.181 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 969: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.280
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
=======
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.098 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.259 |    0.185 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.186 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 967: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.274
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.202 |    0.132 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.280 |    0.210 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.210 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 970: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.251
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.102 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.251 |    0.181 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.181 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 971: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.250
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.172 |    0.102 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.250 |    0.180 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.180 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 972: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.237
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.155 |    0.085 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.060 |   0.214 |    0.144 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.237 |    0.167 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.237 |    0.167 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 973: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.282
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.202 |    0.132 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.282 |    0.211 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.211 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 974: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.294
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
=======
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.119 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.200 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.274 |    0.200 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 968: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.285
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.250 |    0.175 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.264 |    0.190 | 
     | nst/mac_8in_instance/U70                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.285 |    0.211 | 
     | nst/mac_8in_instance/U21                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.285 |    0.211 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 969: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.298
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.097 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.064 |   0.236 |    0.161 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.261 |    0.187 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.037 |   0.298 |    0.224 | 
     | nst/mac_8in_instance/U224                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.298 |    0.224 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 970: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.285
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.265 |    0.190 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.285 |    0.210 | 
     | nst/mac_8in_instance/U51                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.285 |    0.210 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 971: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.284
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.200 |    0.130 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.264 |    0.193 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.277 |    0.207 | 
     | nst/mac_8in_instance/U67                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.017 |   0.294 |    0.224 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.294 |    0.224 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 975: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.282
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.202 |    0.132 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.282 |    0.211 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.211 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 976: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.249
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.169 |    0.099 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.249 |    0.179 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.179 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 977: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.251
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.171 |    0.101 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.250 |    0.180 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.251 |    0.181 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 978: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.281
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.133 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.281 |    0.211 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.211 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 979: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.250
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.102 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.250 |    0.179 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.179 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 980: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_3_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.258
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.341
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.265 |    0.190 | 
     | nst/mac_8in_instance/U54                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.284 |    0.210 | 
     | nst/mac_8in_instance/U55                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.284 |    0.210 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 972: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.284
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.185 |    0.110 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.072 |   0.256 |    0.182 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.015 |   0.271 |    0.197 | 
     | nst/mac_8in_instance/FE_OFC826_q_temp_48           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.284 |    0.210 | 
     | nst/mac_8in_instance/U23                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.284 |    0.210 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 973: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.283
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.165 |    0.094 | 
     | nst/key_q_reg_10_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.236 |    0.166 | 
     | nst/key_q_reg_10_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.255 |    0.184 | 
     | nst/mac_8in_instance/U128                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.022 |   0.277 |    0.206 | 
     | nst/mac_8in_instance/U126                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> S v   | FA1D0   | 0.065 |   0.341 |    0.271 | 
     | nst/mac_8in_instance/intadd_181_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.341 |    0.271 | 
     | nst/product2_reg_reg_3_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 981: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.273
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.195 |    0.125 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.273 |    0.203 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.273 |    0.203 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 982: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.253
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
=======
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.184 |    0.110 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.247 |    0.173 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.261 |    0.187 | 
     | nst/mac_8in_instance/U49                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.022 |   0.283 |    0.209 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.209 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 974: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.122 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.083 |   0.279 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.279 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 975: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.276
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.100 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.253 |    0.183 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.253 |    0.183 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 983: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.321
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.334
  Arrival Time                  0.404
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
=======
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.276 |    0.202 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.202 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 976: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.300
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.192 |    0.122 | 
     | nst/key_q_reg_10_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.082 |   0.274 |    0.204 | 
     | nst/key_q_reg_10_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | AOI21D1 | 0.030 |   0.304 |    0.233 | 
     | nst/mac_8in_instance/U151                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> S ^  | FA1D0   | 0.069 |   0.373 |    0.303 | 
     | nst/mac_8in_instance/U159                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I0 ^ -> ZN v | MUX2ND0 | 0.031 |   0.404 |    0.334 | 
     | nst/mac_8in_instance/U337                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.404 |    0.334 | 
     | nst/product2_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 984: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.297
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.113 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.058 |   0.245 |    0.171 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.023 |   0.268 |    0.194 | 
     | nst/mac_8in_instance/U89                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> Z v   | OA31D0  | 0.032 |   0.300 |    0.226 | 
     | nst/mac_8in_instance/U90                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.300 |    0.226 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 977: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.274
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.118 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.199 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.199 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 978: MET Hold Check with Pin normalizer_inst/AFIFO/wr_addr_reg_0_/CP 
Endpoint:   normalizer_inst/AFIFO/wr_addr_reg_0_/D                              
(v) checked with  leading edge of 'clk2'
Beginpoint: normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchronizer/q_sync_regs_
reg_1_/Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.139
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.151
  Arrival Time                  0.225
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.139
     = Beginpoint Arrival Time       0.139
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^         |          |       |   0.139 |    0.065 | 
     | er/q_sync_regs_reg_1_                              |              |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^ -> Q ^  | DFKCNQD1 | 0.063 |   0.202 |    0.128 | 
     | er/q_sync_regs_reg_1_                              |              |          |       |         |          | 
     | normalizer_inst/AFIFO/U5                           | A1 ^ -> ZN v | AOI221D0 | 0.023 |   0.225 |    0.151 | 
     | normalizer_inst/AFIFO/wr_addr_reg_0_               | D v          | DFD1     | 0.000 |   0.225 |    0.151 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 979: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_3_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.283
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.197 |    0.122 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.062 |   0.258 |    0.184 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v | AN3D0 | 0.025 |   0.283 |    0.209 | 
     | nst/U11                                            |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.209 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 980: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^         |          |       |   0.196 |    0.122 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.255 |    0.181 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/U20 | A1 ^ -> ZN v | AOI221D0 | 0.026 |   0.281 |    0.206 | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.281 |    0.206 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 981: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.280 |    0.206 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.206 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 982: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.196 |    0.121 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.062 |   0.258 |    0.184 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.023 |   0.281 |    0.207 | 
     | nst/U30                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.281 |    0.207 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 983: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.275
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.201 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.201 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 984: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.285
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.185 |    0.111 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.022 |   0.271 |    0.197 | 
     | nst/mac_8in_instance/U36                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.285 |    0.210 | 
     | nst/mac_8in_instance/U37                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.285 |    0.210 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 985: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.274
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.119 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.200 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.200 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 986: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.123 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.280 |    0.206 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.206 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 987: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.299
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.196 |    0.122 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.071 |   0.268 |    0.193 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD1 | 0.017 |   0.285 |    0.211 | 
     | nst/mac_8in_instance/U30                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.299 |    0.225 | 
     | nst/mac_8in_instance/U32                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.299 |    0.225 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 988: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.199 |    0.124 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.278 |    0.204 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.001 |   0.279 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 989: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.284
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.184 |    0.109 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.247 |    0.173 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.020 |   0.267 |    0.193 | 
     | nst/mac_8in_instance/U30                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.284 |    0.210 | 
     | nst/mac_8in_instance/U31                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.284 |    0.210 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 990: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.300
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.203 |    0.132 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.266 |    0.196 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.280 |    0.210 | 
     | nst/mac_8in_instance/U62                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.017 |   0.297 |    0.227 | 
     | nst/mac_8in_instance/U25                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.297 |    0.227 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 985: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.251
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.102 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.250 |    0.180 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.251 |    0.181 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 986: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.273
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.194 |    0.124 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.273 |    0.202 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.273 |    0.203 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 987: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.281
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.201
     = Beginpoint Arrival Time       0.201
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.201 |    0.130 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.281 |    0.210 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.210 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 988: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.274
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.191 |    0.121 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.273 |    0.203 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.274 |    0.204 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 989: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.274
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.169 |    0.099 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.238 |    0.168 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1 | 0.022 |   0.260 |    0.190 | 
     | nst/mac_8in_instance/U86                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.274 |    0.204 | 
     | nst/mac_8in_instance/U272                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.274 |    0.204 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 990: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.206
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.287
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
=======
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.181 |    0.107 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.066 |   0.248 |    0.173 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.022 |   0.270 |    0.196 | 
     | nst/mac_8in_instance/U309                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.030 |   0.300 |    0.226 | 
     | nst/mac_8in_instance/U218                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.300 |    0.226 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 991: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.284
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.249 |    0.174 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.265 |    0.191 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.284 |    0.210 | 
     | nst/mac_8in_instance/U75                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.284 |    0.210 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 992: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.275
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.119 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.275 |    0.200 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.200 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 993: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.280
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.280 |    0.205 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.205 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 994: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.222
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.234
  Arrival Time                  0.309
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.113 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.060 |   0.247 |    0.173 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.023 |   0.271 |    0.196 | 
     | nst/mac_8in_instance/U158                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> Z v   | OA31D0  | 0.038 |   0.309 |    0.234 | 
     | nst/mac_8in_instance/U159                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.309 |    0.234 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 995: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.270
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.203 |    0.133 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.287 |    0.216 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.287 |    0.216 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 991: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.253
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.170 |    0.100 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.253 |    0.183 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.253 |    0.183 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 992: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.251
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.102 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.251 |    0.180 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.180 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 993: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.238
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
=======
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.112 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.269 |    0.195 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.195 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 996: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.284
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.197 |    0.123 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.256 |    0.182 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.027 |   0.284 |    0.209 | 
     | nst/U22                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.284 |    0.209 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 997: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.260
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.174 |    0.099 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.063 |   0.237 |    0.162 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.023 |   0.260 |    0.185 | 
     | nst/U28                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.260 |    0.185 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 998: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.244
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
<<<<<<< HEAD
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |          |       |   0.156 |    0.085 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.215 |    0.145 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.023 |   0.238 |    0.168 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1    | 0.000 |   0.238 |    0.168 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 994: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.261
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.182 |    0.111 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.261 |    0.191 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.191 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 995: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.317
  Arrival Time                  0.388
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
=======
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.158 |    0.084 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.216 |    0.141 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.028 |   0.244 |    0.169 | 
     | nst/U31                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.244 |    0.169 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 999: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.305
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
<<<<<<< HEAD
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.200 |    0.129 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.078 |   0.278 |    0.207 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.053 |   0.331 |    0.261 | 
     | nst/mac_8in_instance/U161                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.057 |   0.388 |    0.317 | 
     | nst/mac_8in_instance/U319                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.388 |    0.317 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
=======
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.193 |    0.119 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.058 |   0.252 |    0.177 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.021 |   0.273 |    0.198 | 
     | nst/mac_8in_instance/U311                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.032 |   0.305 |    0.230 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.305 |    0.230 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 1000: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.284
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.184 |    0.110 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.174 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.263 |    0.188 | 
     | nst/mac_8in_instance/U58                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.284 |    0.209 | 
     | nst/mac_8in_instance/U59                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.284 |    0.209 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
>>>>>>> aed9910e876bdd4365d7eb9a7bdff198e5814b9b
     +----------------------------------------------------------------------------------------------------------+ 
Path 996: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.281
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.202 |    0.132 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.281 |    0.210 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.210 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 997: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.250
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.101 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.250 |    0.179 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.179 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 998: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.238
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.155 |    0.084 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.061 |   0.215 |    0.145 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.023 |   0.238 |    0.167 | 
     | nst/U36                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.238 |    0.167 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 999: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.282
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.203 |    0.132 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.282 |    0.211 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.282 |    0.211 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 1000: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {reg2reg}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.286
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.204
     = Beginpoint Arrival Time       0.204
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.204 |    0.133 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.286 |    0.215 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.286 |    0.215 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 

