#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558c0d74ae50 .scope module, "cpu_tb" "cpu_tb" 2 12;
 .timescale -9 -9;
v0x558c0d78cce0_0 .var "clk", 0 0;
v0x558c0d78cda0_0 .net "daddr", 31 0, L_0x558c0d791900;  1 drivers
v0x558c0d78ce60_0 .net "drdata", 31 0, L_0x558c0d7a2f00;  1 drivers
v0x558c0d78cf00_0 .var "dtmp", 31 0;
v0x558c0d78cfe0_0 .net "dwdata", 31 0, L_0x558c0d791e80;  1 drivers
v0x558c0d78d0f0_0 .net "dwe", 3 0, L_0x558c0d791f80;  1 drivers
v0x558c0d78d1b0_0 .var/i "exp_file", 31 0;
v0x558c0d78d290_0 .var "exp_reg", 31 0;
v0x558c0d78d370_0 .var/i "fail", 31 0;
v0x558c0d78d4e0_0 .var/i "i", 31 0;
v0x558c0d78d5c0_0 .net "iaddr", 31 0, v0x558c0d789eb0_0;  1 drivers
v0x558c0d78d680_0 .net "idata", 31 0, L_0x558c0d7a24d0;  1 drivers
v0x558c0d78d740_0 .var/i "log_file", 31 0;
v0x558c0d78d820_0 .var "reset", 0 0;
v0x558c0d78d8c0_0 .var/i "s", 31 0;
S_0x558c0d6d9920 .scope module, "u1" "cpu" 2 21, 3 1 0, S_0x558c0d74ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "iaddr"
    .port_info 3 /INPUT 32 "idata"
    .port_info 4 /OUTPUT 32 "daddr"
    .port_info 5 /INPUT 32 "drdata"
    .port_info 6 /OUTPUT 32 "dwdata"
    .port_info 7 /OUTPUT 4 "dwe"
L_0x558c0d765e30 .functor BUFZ 5, v0x558c0d78a8d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x558c0d766700 .functor BUFZ 5, v0x558c0d78a9b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x558c0d78da80 .functor BUFZ 5, v0x558c0d78aa90_0, C4<00000>, C4<00000>, C4<00000>;
L_0x558c0d78db40 .functor BUFZ 1, v0x558c0d78b480_0, C4<0>, C4<0>, C4<0>;
L_0x558c0d78dc00 .functor BUFZ 32, v0x558c0d785e90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558c0d78e110 .functor OR 1, L_0x558c0d78ddb0, L_0x558c0d78e020, C4<0>, C4<0>;
L_0x558c0d78e480 .functor OR 1, L_0x558c0d78e110, L_0x558c0d78e300, C4<0>, C4<0>;
L_0x558c0d78e7c0 .functor OR 1, L_0x558c0d78e480, L_0x558c0d78e630, C4<0>, C4<0>;
L_0x558c0d78ebb0 .functor OR 1, L_0x558c0d78e7c0, L_0x558c0d78ea10, C4<0>, C4<0>;
L_0x558c0d78ee50 .functor OR 1, L_0x558c0d78eec0, L_0x558c0d78f120, C4<0>, C4<0>;
L_0x558c0d78f580 .functor OR 1, L_0x558c0d78ee50, L_0x558c0d78f490, C4<0>, C4<0>;
L_0x558c0d78f8c0 .functor OR 1, L_0x558c0d78f580, L_0x558c0d78f7d0, C4<0>, C4<0>;
L_0x7fa2b97de378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x558c0d792320 .functor XNOR 1, v0x558c0d78af50_0, L_0x7fa2b97de378, C4<0>, C4<0>;
v0x558c0d786a70_0 .net *"_s101", 11 0, L_0x558c0d790ba0;  1 drivers
v0x558c0d786b70_0 .net *"_s102", 31 0, L_0x558c0d790c40;  1 drivers
v0x558c0d786c50_0 .net *"_s105", 0 0, L_0x558c0d790e30;  1 drivers
v0x558c0d786d10_0 .net *"_s106", 19 0, L_0x558c0d790ed0;  1 drivers
v0x558c0d786df0_0 .net *"_s109", 6 0, L_0x558c0d791390;  1 drivers
v0x558c0d786ed0_0 .net *"_s11", 6 0, L_0x558c0d78dd10;  1 drivers
v0x558c0d786fb0_0 .net *"_s111", 4 0, L_0x558c0d791430;  1 drivers
v0x558c0d787090_0 .net *"_s112", 31 0, L_0x558c0d7915f0;  1 drivers
L_0x7fa2b97de018 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x558c0d787170_0 .net/2u *"_s12", 6 0, L_0x7fa2b97de018;  1 drivers
v0x558c0d7872e0_0 .net/2u *"_s128", 0 0, L_0x7fa2b97de378;  1 drivers
v0x558c0d7873c0_0 .net *"_s130", 0 0, L_0x558c0d792320;  1 drivers
L_0x7fa2b97de3c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558c0d787480_0 .net/2u *"_s132", 31 0, L_0x7fa2b97de3c0;  1 drivers
v0x558c0d787560_0 .net *"_s134", 31 0, L_0x558c0d7a2430;  1 drivers
v0x558c0d787640_0 .net *"_s14", 0 0, L_0x558c0d78ddb0;  1 drivers
v0x558c0d787700_0 .net *"_s17", 6 0, L_0x558c0d78def0;  1 drivers
L_0x7fa2b97de060 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x558c0d7877e0_0 .net/2u *"_s18", 6 0, L_0x7fa2b97de060;  1 drivers
v0x558c0d7878c0_0 .net *"_s20", 0 0, L_0x558c0d78e020;  1 drivers
v0x558c0d787980_0 .net *"_s22", 0 0, L_0x558c0d78e110;  1 drivers
v0x558c0d787a40_0 .net *"_s25", 6 0, L_0x558c0d78e260;  1 drivers
L_0x7fa2b97de0a8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x558c0d787b20_0 .net/2u *"_s26", 6 0, L_0x7fa2b97de0a8;  1 drivers
v0x558c0d787c00_0 .net *"_s28", 0 0, L_0x558c0d78e300;  1 drivers
v0x558c0d787cc0_0 .net *"_s30", 0 0, L_0x558c0d78e480;  1 drivers
v0x558c0d787d80_0 .net *"_s33", 6 0, L_0x558c0d78e590;  1 drivers
L_0x7fa2b97de0f0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x558c0d787e60_0 .net/2u *"_s34", 6 0, L_0x7fa2b97de0f0;  1 drivers
v0x558c0d787f40_0 .net *"_s36", 0 0, L_0x558c0d78e630;  1 drivers
v0x558c0d788000_0 .net *"_s38", 0 0, L_0x558c0d78e7c0;  1 drivers
v0x558c0d7880c0_0 .net *"_s41", 6 0, L_0x558c0d78e920;  1 drivers
L_0x7fa2b97de138 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x558c0d7881a0_0 .net/2u *"_s42", 6 0, L_0x7fa2b97de138;  1 drivers
v0x558c0d788280_0 .net *"_s44", 0 0, L_0x558c0d78ea10;  1 drivers
v0x558c0d788340_0 .net *"_s46", 0 0, L_0x558c0d78ebb0;  1 drivers
v0x558c0d788400_0 .net *"_s51", 6 0, L_0x558c0d78edb0;  1 drivers
L_0x7fa2b97de180 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x558c0d7884e0_0 .net/2u *"_s52", 6 0, L_0x7fa2b97de180;  1 drivers
v0x558c0d7885c0_0 .net *"_s54", 0 0, L_0x558c0d78eec0;  1 drivers
v0x558c0d788680_0 .net *"_s57", 6 0, L_0x558c0d78f000;  1 drivers
L_0x7fa2b97de1c8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x558c0d788760_0 .net/2u *"_s58", 6 0, L_0x7fa2b97de1c8;  1 drivers
v0x558c0d788840_0 .net *"_s60", 0 0, L_0x558c0d78f120;  1 drivers
v0x558c0d788900_0 .net *"_s62", 0 0, L_0x558c0d78ee50;  1 drivers
v0x558c0d7889c0_0 .net *"_s65", 6 0, L_0x558c0d78f360;  1 drivers
L_0x7fa2b97de210 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x558c0d788aa0_0 .net/2u *"_s66", 6 0, L_0x7fa2b97de210;  1 drivers
v0x558c0d788b80_0 .net *"_s68", 0 0, L_0x558c0d78f490;  1 drivers
v0x558c0d788c40_0 .net *"_s70", 0 0, L_0x558c0d78f580;  1 drivers
v0x558c0d788d00_0 .net *"_s73", 6 0, L_0x558c0d78f690;  1 drivers
L_0x7fa2b97de258 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x558c0d788de0_0 .net/2u *"_s74", 6 0, L_0x7fa2b97de258;  1 drivers
v0x558c0d788ec0_0 .net *"_s76", 0 0, L_0x558c0d78f7d0;  1 drivers
v0x558c0d788f80_0 .net *"_s78", 0 0, L_0x558c0d78f8c0;  1 drivers
v0x558c0d789040_0 .net *"_s81", 0 0, L_0x558c0d78fa40;  1 drivers
v0x558c0d789120_0 .net *"_s83", 0 0, L_0x558c0d78f730;  1 drivers
v0x558c0d789200_0 .net *"_s85", 2 0, L_0x558c0d78fb90;  1 drivers
v0x558c0d7892e0_0 .net *"_s86", 4 0, L_0x558c0d78fcf0;  1 drivers
v0x558c0d7893c0_0 .net *"_s91", 6 0, L_0x558c0d790450;  1 drivers
L_0x7fa2b97de330 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x558c0d7894a0_0 .net/2u *"_s92", 6 0, L_0x7fa2b97de330;  1 drivers
v0x558c0d789580_0 .net *"_s94", 0 0, L_0x558c0d7904f0;  1 drivers
v0x558c0d789640_0 .net *"_s97", 0 0, L_0x558c0d790710;  1 drivers
v0x558c0d789720_0 .net *"_s98", 19 0, L_0x558c0d7907b0;  1 drivers
v0x558c0d789800_0 .net "alu_opcode", 4 0, L_0x558c0d78fe80;  1 drivers
v0x558c0d7898c0_0 .net "clk", 0 0, v0x558c0d78cce0_0;  1 drivers
v0x558c0d789990_0 .net "daddr", 31 0, L_0x558c0d791900;  alias, 1 drivers
v0x558c0d789a60_0 .net "dataIn", 31 0, L_0x558c0d7919a0;  1 drivers
v0x558c0d789b00_0 .net "drdata", 31 0, L_0x558c0d7a2f00;  alias, 1 drivers
v0x558c0d789ba0_0 .net "dwdata", 31 0, L_0x558c0d791e80;  alias, 1 drivers
v0x558c0d789c70_0 .net "dwe", 3 0, L_0x558c0d791f80;  alias, 1 drivers
v0x558c0d789d40_0 .net "eqFlag", 0 0, L_0x558c0d790310;  1 drivers
v0x558c0d789e10_0 .var "forcedAluOpcode", 4 0;
v0x558c0d789eb0_0 .var "iaddr", 31 0;
v0x558c0d789fa0_0 .net "idata", 31 0, L_0x558c0d7a24d0;  alias, 1 drivers
v0x558c0d78a470_0 .net "mem_offset", 31 0, L_0x558c0d791730;  1 drivers
v0x558c0d78a550_0 .var "pc_branch", 31 0;
v0x558c0d78a630_0 .net "pc_next", 31 0, L_0x558c0d7a2600;  1 drivers
v0x558c0d78a710_0 .var "r1", 31 0;
v0x558c0d78a7f0_0 .var "r2", 31 0;
v0x558c0d78a8d0_0 .var "regAddr1", 4 0;
v0x558c0d78a9b0_0 .var "regAddr2", 4 0;
v0x558c0d78aa90_0 .var "regAddr3", 4 0;
v0x558c0d78ab70_0 .net "regVal1", 31 0, v0x558c0d785e90_0;  1 drivers
v0x558c0d78ac60_0 .net "regVal2", 31 0, v0x558c0d785f30_0;  1 drivers
v0x558c0d78ad50_0 .net "res", 31 0, v0x558c0d785550_0;  1 drivers
v0x558c0d78ae60_0 .net "reset", 0 0, v0x558c0d78d820_0;  1 drivers
v0x558c0d78af50_0 .var "shouldIBranch", 0 0;
v0x558c0d78b010_0 .net "w_r1", 31 0, L_0x558c0d78dc00;  1 drivers
v0x558c0d78b0d0_0 .net "w_r2", 31 0, L_0x558c0d78ec70;  1 drivers
v0x558c0d78b170_0 .net "w_regAddr1", 4 0, L_0x558c0d765e30;  1 drivers
v0x558c0d78b210_0 .net "w_regAddr2", 4 0, L_0x558c0d766700;  1 drivers
v0x558c0d78b2e0_0 .net "w_regAddr3", 4 0, L_0x558c0d78da80;  1 drivers
v0x558c0d78b3b0_0 .net "w_wr", 0 0, L_0x558c0d78db40;  1 drivers
v0x558c0d78b480_0 .var "wr", 0 0;
E_0x558c0d7118b0 .event edge, v0x558c0d789fa0_0, v0x558c0d783f70_0, v0x558c0d784660_0;
E_0x558c0d711ed0/0 .event edge, v0x558c0d789fa0_0, v0x558c0d784660_0, v0x558c0d785490_0, v0x558c0d784560_0;
E_0x558c0d711ed0/1 .event edge, v0x558c0d78af50_0, v0x558c0d785e90_0;
E_0x558c0d711ed0 .event/or E_0x558c0d711ed0/0, E_0x558c0d711ed0/1;
L_0x558c0d78dd10 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d78ddb0 .cmp/eq 7, L_0x558c0d78dd10, L_0x7fa2b97de018;
L_0x558c0d78def0 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d78e020 .cmp/eq 7, L_0x558c0d78def0, L_0x7fa2b97de060;
L_0x558c0d78e260 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d78e300 .cmp/eq 7, L_0x558c0d78e260, L_0x7fa2b97de0a8;
L_0x558c0d78e590 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d78e630 .cmp/eq 7, L_0x558c0d78e590, L_0x7fa2b97de0f0;
L_0x558c0d78e920 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d78ea10 .cmp/eq 7, L_0x558c0d78e920, L_0x7fa2b97de138;
L_0x558c0d78ec70 .functor MUXZ 32, v0x558c0d785f30_0, v0x558c0d78a7f0_0, L_0x558c0d78ebb0, C4<>;
L_0x558c0d78edb0 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d78eec0 .cmp/eq 7, L_0x558c0d78edb0, L_0x7fa2b97de180;
L_0x558c0d78f000 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d78f120 .cmp/eq 7, L_0x558c0d78f000, L_0x7fa2b97de1c8;
L_0x558c0d78f360 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d78f490 .cmp/eq 7, L_0x558c0d78f360, L_0x7fa2b97de210;
L_0x558c0d78f690 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d78f7d0 .cmp/eq 7, L_0x558c0d78f690, L_0x7fa2b97de258;
L_0x558c0d78fa40 .part L_0x558c0d7a24d0, 5, 1;
L_0x558c0d78f730 .part L_0x558c0d7a24d0, 30, 1;
L_0x558c0d78fb90 .part L_0x558c0d7a24d0, 12, 3;
L_0x558c0d78fcf0 .concat [ 3 1 1 0], L_0x558c0d78fb90, L_0x558c0d78f730, L_0x558c0d78fa40;
L_0x558c0d78fe80 .functor MUXZ 5, L_0x558c0d78fcf0, v0x558c0d789e10_0, L_0x558c0d78f8c0, C4<>;
L_0x558c0d790450 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d7904f0 .cmp/eq 7, L_0x558c0d790450, L_0x7fa2b97de330;
L_0x558c0d790710 .part L_0x558c0d7a24d0, 31, 1;
LS_0x558c0d7907b0_0_0 .concat [ 1 1 1 1], L_0x558c0d790710, L_0x558c0d790710, L_0x558c0d790710, L_0x558c0d790710;
LS_0x558c0d7907b0_0_4 .concat [ 1 1 1 1], L_0x558c0d790710, L_0x558c0d790710, L_0x558c0d790710, L_0x558c0d790710;
LS_0x558c0d7907b0_0_8 .concat [ 1 1 1 1], L_0x558c0d790710, L_0x558c0d790710, L_0x558c0d790710, L_0x558c0d790710;
LS_0x558c0d7907b0_0_12 .concat [ 1 1 1 1], L_0x558c0d790710, L_0x558c0d790710, L_0x558c0d790710, L_0x558c0d790710;
LS_0x558c0d7907b0_0_16 .concat [ 1 1 1 1], L_0x558c0d790710, L_0x558c0d790710, L_0x558c0d790710, L_0x558c0d790710;
LS_0x558c0d7907b0_1_0 .concat [ 4 4 4 4], LS_0x558c0d7907b0_0_0, LS_0x558c0d7907b0_0_4, LS_0x558c0d7907b0_0_8, LS_0x558c0d7907b0_0_12;
LS_0x558c0d7907b0_1_4 .concat [ 4 0 0 0], LS_0x558c0d7907b0_0_16;
L_0x558c0d7907b0 .concat [ 16 4 0 0], LS_0x558c0d7907b0_1_0, LS_0x558c0d7907b0_1_4;
L_0x558c0d790ba0 .part L_0x558c0d7a24d0, 20, 12;
L_0x558c0d790c40 .concat [ 12 20 0 0], L_0x558c0d790ba0, L_0x558c0d7907b0;
L_0x558c0d790e30 .part L_0x558c0d7a24d0, 31, 1;
LS_0x558c0d790ed0_0_0 .concat [ 1 1 1 1], L_0x558c0d790e30, L_0x558c0d790e30, L_0x558c0d790e30, L_0x558c0d790e30;
LS_0x558c0d790ed0_0_4 .concat [ 1 1 1 1], L_0x558c0d790e30, L_0x558c0d790e30, L_0x558c0d790e30, L_0x558c0d790e30;
LS_0x558c0d790ed0_0_8 .concat [ 1 1 1 1], L_0x558c0d790e30, L_0x558c0d790e30, L_0x558c0d790e30, L_0x558c0d790e30;
LS_0x558c0d790ed0_0_12 .concat [ 1 1 1 1], L_0x558c0d790e30, L_0x558c0d790e30, L_0x558c0d790e30, L_0x558c0d790e30;
LS_0x558c0d790ed0_0_16 .concat [ 1 1 1 1], L_0x558c0d790e30, L_0x558c0d790e30, L_0x558c0d790e30, L_0x558c0d790e30;
LS_0x558c0d790ed0_1_0 .concat [ 4 4 4 4], LS_0x558c0d790ed0_0_0, LS_0x558c0d790ed0_0_4, LS_0x558c0d790ed0_0_8, LS_0x558c0d790ed0_0_12;
LS_0x558c0d790ed0_1_4 .concat [ 4 0 0 0], LS_0x558c0d790ed0_0_16;
L_0x558c0d790ed0 .concat [ 16 4 0 0], LS_0x558c0d790ed0_1_0, LS_0x558c0d790ed0_1_4;
L_0x558c0d791390 .part L_0x558c0d7a24d0, 25, 7;
L_0x558c0d791430 .part L_0x558c0d7a24d0, 7, 5;
L_0x558c0d7915f0 .concat [ 5 7 20 0], L_0x558c0d791430, L_0x558c0d791390, L_0x558c0d790ed0;
L_0x558c0d791730 .functor MUXZ 32, L_0x558c0d7915f0, L_0x558c0d790c40, L_0x558c0d7904f0, C4<>;
L_0x558c0d791900 .arith/sum 32, v0x558c0d785e90_0, L_0x558c0d791730;
L_0x558c0d791a10 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d791bf0 .part L_0x558c0d7a24d0, 12, 3;
L_0x558c0d791c90 .part L_0x558c0d791900, 0, 2;
L_0x558c0d792080 .part L_0x558c0d7a24d0, 0, 7;
L_0x558c0d792120 .part L_0x558c0d7a24d0, 12, 3;
L_0x558c0d7a2430 .arith/sum 32, v0x558c0d789eb0_0, L_0x7fa2b97de3c0;
L_0x558c0d7a2600 .functor MUXZ 32, L_0x558c0d7a2430, v0x558c0d78a550_0, L_0x558c0d792320, C4<>;
S_0x558c0d6d95d0 .scope module, "muxForDataInDMEM" "storeAddrMasker" 3 57, 4 1 0, S_0x558c0d6d9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 7 "opcode"
    .port_info 2 /INPUT 32 "daddr"
    .port_info 3 /INPUT 32 "regVal"
    .port_info 4 /INPUT 3 "maskMode"
    .port_info 5 /OUTPUT 4 "maskedDwe"
    .port_info 6 /OUTPUT 32 "maskedVal"
L_0x558c0d791e80 .functor BUFZ 32, v0x558c0d784110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558c0d791f80 .functor BUFZ 4, v0x558c0d763a30_0, C4<0000>, C4<0000>, C4<0000>;
v0x558c0d765310_0 .net "daddr", 31 0, L_0x558c0d791900;  alias, 1 drivers
v0x558c0d765560_0 .net "maskMode", 2 0, L_0x558c0d792120;  1 drivers
v0x558c0d763a30_0 .var "masked", 3 0;
v0x558c0d75e190_0 .net "maskedDwe", 3 0, L_0x558c0d791f80;  alias, 1 drivers
v0x558c0d783db0_0 .net "maskedVal", 31 0, L_0x558c0d791e80;  alias, 1 drivers
v0x558c0d783e90_0 .net "opcode", 6 0, L_0x558c0d792080;  1 drivers
v0x558c0d783f70_0 .net "regVal", 31 0, v0x558c0d785f30_0;  alias, 1 drivers
v0x558c0d784050_0 .net "reset", 0 0, v0x558c0d78d820_0;  alias, 1 drivers
v0x558c0d784110_0 .var "val", 31 0;
E_0x558c0d74b660/0 .event edge, v0x558c0d783e90_0, v0x558c0d784050_0, v0x558c0d765560_0, v0x558c0d765310_0;
E_0x558c0d74b660/1 .event edge, v0x558c0d783f70_0;
E_0x558c0d74b660 .event/or E_0x558c0d74b660/0, E_0x558c0d74b660/1;
S_0x558c0d7842d0 .scope module, "muxForRegfileDataIn" "masker" 3 56, 5 1 0, S_0x558c0d6d9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 32 "drdata"
    .port_info 2 /INPUT 32 "ALU_res"
    .port_info 3 /INPUT 32 "current_pc"
    .port_info 4 /INPUT 3 "maskMode"
    .port_info 5 /INPUT 2 "nonAlignedOffset"
    .port_info 6 /OUTPUT 32 "maskedDataIn"
L_0x558c0d7919a0 .functor BUFZ 32, v0x558c0d7848e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558c0d784560_0 .net "ALU_res", 31 0, v0x558c0d785550_0;  alias, 1 drivers
v0x558c0d784660_0 .net "current_pc", 31 0, v0x558c0d789eb0_0;  alias, 1 drivers
v0x558c0d784740_0 .net "drdata", 31 0, L_0x558c0d7a2f00;  alias, 1 drivers
v0x558c0d784800_0 .net "maskMode", 2 0, L_0x558c0d791bf0;  1 drivers
v0x558c0d7848e0_0 .var "masked", 31 0;
v0x558c0d784a10_0 .net "maskedDataIn", 31 0, L_0x558c0d7919a0;  alias, 1 drivers
v0x558c0d784af0_0 .net "nonAlignedOffset", 1 0, L_0x558c0d791c90;  1 drivers
v0x558c0d784bd0_0 .net "opcode", 6 0, L_0x558c0d791a10;  1 drivers
E_0x558c0d711cd0/0 .event edge, v0x558c0d784bd0_0, v0x558c0d784800_0, v0x558c0d784af0_0, v0x558c0d784740_0;
E_0x558c0d711cd0/1 .event edge, v0x558c0d784660_0, v0x558c0d784560_0;
E_0x558c0d711cd0 .event/or E_0x558c0d711cd0/0, E_0x558c0d711cd0/1;
S_0x558c0d784d90 .scope module, "myALU" "alu" 3 50, 6 1 0, S_0x558c0d6d9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /INPUT 5 "alu_opcode"
    .port_info 3 /OUTPUT 32 "res"
    .port_info 4 /OUTPUT 1 "eqFlag"
v0x558c0d785000_0 .net *"_s0", 0 0, L_0x558c0d7900e0;  1 drivers
L_0x7fa2b97de2a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x558c0d7850e0_0 .net/2s *"_s2", 1 0, L_0x7fa2b97de2a0;  1 drivers
L_0x7fa2b97de2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558c0d7851c0_0 .net/2s *"_s4", 1 0, L_0x7fa2b97de2e8;  1 drivers
v0x558c0d785280_0 .net *"_s6", 1 0, L_0x558c0d790180;  1 drivers
v0x558c0d785360_0 .net "alu_opcode", 4 0, L_0x558c0d78fe80;  alias, 1 drivers
v0x558c0d785490_0 .net "eqFlag", 0 0, L_0x558c0d790310;  alias, 1 drivers
v0x558c0d785550_0 .var "res", 31 0;
v0x558c0d785610_0 .net "rs1", 31 0, L_0x558c0d78dc00;  alias, 1 drivers
v0x558c0d7856d0_0 .net "rs2", 31 0, L_0x558c0d78ec70;  alias, 1 drivers
E_0x558c0d760b30 .event edge, v0x558c0d785360_0, v0x558c0d7856d0_0, v0x558c0d785610_0;
L_0x558c0d7900e0 .cmp/eq 32, L_0x558c0d78dc00, L_0x558c0d78ec70;
L_0x558c0d790180 .functor MUXZ 2, L_0x7fa2b97de2e8, L_0x7fa2b97de2a0, L_0x558c0d7900e0, C4<>;
L_0x558c0d790310 .part L_0x558c0d790180, 0, 1;
S_0x558c0d7858e0 .scope module, "rf" "regFile" 3 34, 7 1 0, S_0x558c0d6d9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "regAddr1"
    .port_info 3 /INPUT 5 "regAddr2"
    .port_info 4 /INPUT 5 "regAddr3"
    .port_info 5 /INPUT 32 "dataIn"
    .port_info 6 /INPUT 1 "wr"
    .port_info 7 /OUTPUT 32 "dataOut1"
    .port_info 8 /OUTPUT 32 "dataOut2"
v0x558c0d785cf0_0 .net "clk", 0 0, v0x558c0d78cce0_0;  alias, 1 drivers
v0x558c0d785dd0_0 .net "dataIn", 31 0, L_0x558c0d7919a0;  alias, 1 drivers
v0x558c0d785e90_0 .var "dataOut1", 31 0;
v0x558c0d785f30_0 .var "dataOut2", 31 0;
v0x558c0d785ff0 .array "r", 0 31, 31 0;
v0x558c0d7864e0_0 .net "regAddr1", 4 0, L_0x558c0d765e30;  alias, 1 drivers
v0x558c0d7865c0_0 .net "regAddr2", 4 0, L_0x558c0d766700;  alias, 1 drivers
v0x558c0d7866a0_0 .net "regAddr3", 4 0, L_0x558c0d78da80;  alias, 1 drivers
v0x558c0d786780_0 .net "rst", 0 0, v0x558c0d78d820_0;  alias, 1 drivers
v0x558c0d7868b0_0 .net "wr", 0 0, L_0x558c0d78db40;  alias, 1 drivers
E_0x558c0d7114d0 .event posedge, v0x558c0d785cf0_0;
v0x558c0d785ff0_0 .array/port v0x558c0d785ff0, 0;
v0x558c0d785ff0_1 .array/port v0x558c0d785ff0, 1;
v0x558c0d785ff0_2 .array/port v0x558c0d785ff0, 2;
E_0x558c0d767f80/0 .event edge, v0x558c0d7864e0_0, v0x558c0d785ff0_0, v0x558c0d785ff0_1, v0x558c0d785ff0_2;
v0x558c0d785ff0_3 .array/port v0x558c0d785ff0, 3;
v0x558c0d785ff0_4 .array/port v0x558c0d785ff0, 4;
v0x558c0d785ff0_5 .array/port v0x558c0d785ff0, 5;
v0x558c0d785ff0_6 .array/port v0x558c0d785ff0, 6;
E_0x558c0d767f80/1 .event edge, v0x558c0d785ff0_3, v0x558c0d785ff0_4, v0x558c0d785ff0_5, v0x558c0d785ff0_6;
v0x558c0d785ff0_7 .array/port v0x558c0d785ff0, 7;
v0x558c0d785ff0_8 .array/port v0x558c0d785ff0, 8;
v0x558c0d785ff0_9 .array/port v0x558c0d785ff0, 9;
v0x558c0d785ff0_10 .array/port v0x558c0d785ff0, 10;
E_0x558c0d767f80/2 .event edge, v0x558c0d785ff0_7, v0x558c0d785ff0_8, v0x558c0d785ff0_9, v0x558c0d785ff0_10;
v0x558c0d785ff0_11 .array/port v0x558c0d785ff0, 11;
v0x558c0d785ff0_12 .array/port v0x558c0d785ff0, 12;
v0x558c0d785ff0_13 .array/port v0x558c0d785ff0, 13;
v0x558c0d785ff0_14 .array/port v0x558c0d785ff0, 14;
E_0x558c0d767f80/3 .event edge, v0x558c0d785ff0_11, v0x558c0d785ff0_12, v0x558c0d785ff0_13, v0x558c0d785ff0_14;
v0x558c0d785ff0_15 .array/port v0x558c0d785ff0, 15;
v0x558c0d785ff0_16 .array/port v0x558c0d785ff0, 16;
v0x558c0d785ff0_17 .array/port v0x558c0d785ff0, 17;
v0x558c0d785ff0_18 .array/port v0x558c0d785ff0, 18;
E_0x558c0d767f80/4 .event edge, v0x558c0d785ff0_15, v0x558c0d785ff0_16, v0x558c0d785ff0_17, v0x558c0d785ff0_18;
v0x558c0d785ff0_19 .array/port v0x558c0d785ff0, 19;
v0x558c0d785ff0_20 .array/port v0x558c0d785ff0, 20;
v0x558c0d785ff0_21 .array/port v0x558c0d785ff0, 21;
v0x558c0d785ff0_22 .array/port v0x558c0d785ff0, 22;
E_0x558c0d767f80/5 .event edge, v0x558c0d785ff0_19, v0x558c0d785ff0_20, v0x558c0d785ff0_21, v0x558c0d785ff0_22;
v0x558c0d785ff0_23 .array/port v0x558c0d785ff0, 23;
v0x558c0d785ff0_24 .array/port v0x558c0d785ff0, 24;
v0x558c0d785ff0_25 .array/port v0x558c0d785ff0, 25;
v0x558c0d785ff0_26 .array/port v0x558c0d785ff0, 26;
E_0x558c0d767f80/6 .event edge, v0x558c0d785ff0_23, v0x558c0d785ff0_24, v0x558c0d785ff0_25, v0x558c0d785ff0_26;
v0x558c0d785ff0_27 .array/port v0x558c0d785ff0, 27;
v0x558c0d785ff0_28 .array/port v0x558c0d785ff0, 28;
v0x558c0d785ff0_29 .array/port v0x558c0d785ff0, 29;
v0x558c0d785ff0_30 .array/port v0x558c0d785ff0, 30;
E_0x558c0d767f80/7 .event edge, v0x558c0d785ff0_27, v0x558c0d785ff0_28, v0x558c0d785ff0_29, v0x558c0d785ff0_30;
v0x558c0d785ff0_31 .array/port v0x558c0d785ff0, 31;
E_0x558c0d767f80/8 .event edge, v0x558c0d785ff0_31, v0x558c0d7865c0_0;
E_0x558c0d767f80 .event/or E_0x558c0d767f80/0, E_0x558c0d767f80/1, E_0x558c0d767f80/2, E_0x558c0d767f80/3, E_0x558c0d767f80/4, E_0x558c0d767f80/5, E_0x558c0d767f80/6, E_0x558c0d767f80/7, E_0x558c0d767f80/8;
S_0x558c0d78b650 .scope module, "u2" "imem" 2 32, 8 3 0, S_0x558c0d74ae50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iaddr"
    .port_info 1 /OUTPUT 32 "idata"
L_0x558c0d7a24d0 .functor BUFZ 32, L_0x558c0d7a2860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558c0d78b830_0 .net *"_s0", 31 0, L_0x558c0d7a2860;  1 drivers
v0x558c0d78b930_0 .net *"_s3", 29 0, L_0x558c0d7a2930;  1 drivers
v0x558c0d78ba10_0 .net "iaddr", 31 0, v0x558c0d789eb0_0;  alias, 1 drivers
v0x558c0d78bb30_0 .net "idata", 31 0, L_0x558c0d7a24d0;  alias, 1 drivers
v0x558c0d78bbf0 .array "mem", 4095 0, 31 0;
L_0x558c0d7a2860 .array/port v0x558c0d78bbf0, L_0x558c0d7a2930;
L_0x558c0d7a2930 .part v0x558c0d789eb0_0, 2, 30;
S_0x558c0d78bd40 .scope module, "u3" "dmem" 2 37, 9 4 0, S_0x558c0d74ae50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "daddr"
    .port_info 2 /INPUT 32 "dwdata"
    .port_info 3 /INPUT 4 "dwe"
    .port_info 4 /OUTPUT 32 "drdata"
v0x558c0d78bfc0_0 .net *"_s2", 7 0, L_0x558c0d7a2b10;  1 drivers
v0x558c0d78c080_0 .net *"_s4", 7 0, L_0x558c0d7a2c00;  1 drivers
v0x558c0d78c160_0 .net *"_s6", 7 0, L_0x558c0d7a2ca0;  1 drivers
v0x558c0d78c250_0 .net *"_s8", 7 0, L_0x558c0d7a2e30;  1 drivers
v0x558c0d78c330_0 .net "a", 29 0, L_0x558c0d7a2a70;  1 drivers
v0x558c0d78c460_0 .net "clk", 0 0, v0x558c0d78cce0_0;  alias, 1 drivers
v0x558c0d78c550_0 .net "daddr", 31 0, L_0x558c0d791900;  alias, 1 drivers
v0x558c0d78c660_0 .net "drdata", 31 0, L_0x558c0d7a2f00;  alias, 1 drivers
v0x558c0d78c770_0 .net "dwdata", 31 0, L_0x558c0d791e80;  alias, 1 drivers
v0x558c0d78c830_0 .net "dwe", 3 0, L_0x558c0d791f80;  alias, 1 drivers
v0x558c0d78c940 .array "mem0", 4095 0, 7 0;
v0x558c0d78ca00 .array "mem1", 4095 0, 7 0;
v0x558c0d78cac0 .array "mem2", 4095 0, 7 0;
v0x558c0d78cb80 .array "mem3", 4095 0, 7 0;
L_0x558c0d7a2a70 .part L_0x558c0d791900, 2, 30;
L_0x558c0d7a2b10 .array/port v0x558c0d78cb80, L_0x558c0d7a2a70;
L_0x558c0d7a2c00 .array/port v0x558c0d78cac0, L_0x558c0d7a2a70;
L_0x558c0d7a2ca0 .array/port v0x558c0d78ca00, L_0x558c0d7a2a70;
L_0x558c0d7a2e30 .array/port v0x558c0d78c940, L_0x558c0d7a2a70;
L_0x558c0d7a2f00 .concat [ 8 8 8 8], L_0x558c0d7a2e30, L_0x558c0d7a2ca0, L_0x558c0d7a2c00, L_0x558c0d7a2b10;
    .scope S_0x558c0d7858e0;
T_0 ;
    %wait E_0x558c0d767f80;
    %load/vec4 v0x558c0d7864e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x558c0d785ff0, 4;
    %store/vec4 v0x558c0d785e90_0, 0, 32;
    %load/vec4 v0x558c0d7865c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x558c0d785ff0, 4;
    %store/vec4 v0x558c0d785f30_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x558c0d7858e0;
T_1 ;
    %wait E_0x558c0d7114d0;
    %load/vec4 v0x558c0d786780_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558c0d7868b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c0d7866a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x558c0d785dd0_0;
    %vpi_call 7 55 "$display", $time, "Datawrite %d in reg %d", S<0,vec4,s32>, v0x558c0d7866a0_0 {1 0 0};
    %load/vec4 v0x558c0d785dd0_0;
    %load/vec4 v0x558c0d7866a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c0d785ff0, 0, 4;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558c0d784d90;
T_2 ;
    %wait E_0x558c0d760b30;
    %load/vec4 v0x558c0d785360_0;
    %dup/vec4;
    %pushi/vec4 8, 8, 5;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 31, 24, 5;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 30, 24, 5;
    %cmp/x;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 28, 24, 5;
    %cmp/x;
    %jmp/1 T_2.5, 4;
    %dup/vec4;
    %pushi/vec4 21, 16, 5;
    %cmp/x;
    %jmp/1 T_2.6, 4;
    %dup/vec4;
    %pushi/vec4 17, 16, 5;
    %cmp/x;
    %jmp/1 T_2.7, 4;
    %dup/vec4;
    %pushi/vec4 29, 16, 5;
    %cmp/x;
    %jmp/1 T_2.8, 4;
    %dup/vec4;
    %pushi/vec4 26, 24, 5;
    %cmp/x;
    %jmp/1 T_2.9, 4;
    %dup/vec4;
    %pushi/vec4 27, 24, 5;
    %cmp/x;
    %jmp/1 T_2.10, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %add;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %add;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.12;
T_2.2 ;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %sub;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.12;
T_2.3 ;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %and;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %or;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %xor;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %cmp/s;
    %jmp/0xz  T_2.13, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c0d785550_0, 0, 32;
T_2.14 ;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %cmp/u;
    %jmp/0xz  T_2.15, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558c0d785550_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c0d785550_0, 0, 32;
T_2.16 ;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %load/vec4 v0x558c0d785610_0;
    %load/vec4 v0x558c0d7856d0_0;
    %load/vec4 v0x558c0d785550_0;
    %vpi_call 6 23 "$display", "ALU_inputs %d, %d, %d, %d", S<2,vec4,s32>, S<1,vec4,s32>, v0x558c0d785360_0, S<0,vec4,s32> {3 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558c0d7842d0;
T_3 ;
    %wait E_0x558c0d711cd0;
    %load/vec4 v0x558c0d784bd0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x558c0d784800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %load/vec4 v0x558c0d784740_0;
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x558c0d784af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.12;
T_3.10 ;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x558c0d784af0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x558c0d784af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x558c0d784af0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x558c0d784740_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558c0d784bd0_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v0x558c0d784660_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0x558c0d784560_0;
    %store/vec4 v0x558c0d7848e0_0, 0, 32;
T_3.25 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x558c0d6d95d0;
T_4 ;
    %wait E_0x558c0d74b660;
    %load/vec4 v0x558c0d783e90_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c0d784050_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x558c0d765560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v0x558c0d783f70_0;
    %store/vec4 v0x558c0d784110_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x558c0d763a30_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x558c0d765310_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558c0d763a30_0, 0, 4;
    %load/vec4 v0x558c0d783f70_0;
    %store/vec4 v0x558c0d784110_0, 0, 32;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558c0d763a30_0, 0, 4;
    %load/vec4 v0x558c0d783f70_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x558c0d784110_0, 0, 32;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x558c0d763a30_0, 0, 4;
    %load/vec4 v0x558c0d783f70_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x558c0d784110_0, 0, 32;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x558c0d763a30_0, 0, 4;
    %load/vec4 v0x558c0d783f70_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x558c0d784110_0, 0, 32;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x558c0d765310_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x558c0d763a30_0, 0, 4;
    %load/vec4 v0x558c0d783f70_0;
    %store/vec4 v0x558c0d784110_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x558c0d763a30_0, 0, 4;
    %load/vec4 v0x558c0d783f70_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x558c0d784110_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c0d763a30_0, 0, 4;
    %load/vec4 v0x558c0d783f70_0;
    %store/vec4 v0x558c0d784110_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558c0d6d9920;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x558c0d6d9920;
T_6 ;
    %wait E_0x558c0d711ed0;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x558c0d789eb0_0;
    %pad/u 33;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %add;
    %pad/u 32;
    %store/vec4 v0x558c0d78a550_0, 0, 32;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x558c0d789d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
T_6.9 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x558c0d789d40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
T_6.11 ;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x558c0d789d40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x558c0d78ad50_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
T_6.13 ;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x558c0d789d40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c0d78ad50_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
T_6.15 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %vpi_call 3 75 "$display", "Conditional Branch %d, %d, %d", v0x558c0d789d40_0, v0x558c0d78ad50_0, v0x558c0d78af50_0 {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_6.16, 4;
    %vpi_call 3 78 "$display", "JAL" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
    %load/vec4 v0x558c0d789eb0_0;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %add;
    %store/vec4 v0x558c0d78a550_0, 0, 32;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_6.18, 4;
    %vpi_call 3 83 "$display", "JALR" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
    %load/vec4 v0x558c0d78ab70_0;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 11, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %add;
    %store/vec4 v0x558c0d78a550_0, 0, 32;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78af50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c0d78a550_0, 0, 32;
T_6.19 ;
T_6.17 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558c0d6d9920;
T_7 ;
    %wait E_0x558c0d7118b0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d78a8d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d78a9b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d78aa90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78b480_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d789e10_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c0d78a710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c0d78a7f0_0, 0, 32;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 103 "$display", "Immediate mode ALU instruction", S<0,vec4,u4> {1 0 0};
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x558c0d78aa90_0, 0, 5;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x558c0d78a8d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78b480_0, 0, 1;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d78a7f0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 110 "$display", "Non immediate mode ALU instruction", S<0,vec4,u4> {1 0 0};
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x558c0d78aa90_0, 0, 5;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x558c0d78a8d0_0, 0, 5;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x558c0d78a9b0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78b480_0, 0, 1;
    %load/vec4 v0x558c0d78ac60_0;
    %store/vec4 v0x558c0d78a7f0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_7.4, 4;
    %vpi_call 3 118 "$display", "Load instruction" {0 0 0};
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x558c0d78aa90_0, 0, 5;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x558c0d78a8d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78b480_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_7.6, 4;
    %vpi_call 3 125 "$display", "Store Instruction" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78b480_0, 0, 1;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x558c0d78a8d0_0, 0, 5;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x558c0d78a9b0_0, 0, 5;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_7.8, 4;
    %vpi_call 3 132 "$display", "Branch instruction" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78b480_0, 0, 1;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x558c0d78a8d0_0, 0, 5;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x558c0d78a9b0_0, 0, 5;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 1, 13, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x558c0d789e10_0, 0, 5;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x558c0d789e10_0, 0, 5;
T_7.11 ;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_7.12, 4;
    %vpi_call 3 140 "$display", "JAL" {0 0 0};
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x558c0d78aa90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d78a9b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d78a8d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78b480_0, 0, 1;
    %load/vec4 v0x558c0d789eb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558c0d78a7f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d789e10_0, 0, 5;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_7.14, 4;
    %vpi_call 3 149 "$display", "JALR" {0 0 0};
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x558c0d78aa90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d78a9b0_0, 0, 5;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x558c0d78a8d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78b480_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_7.16, 4;
    %vpi_call 3 156 "$display", "LUI" {0 0 0};
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x558c0d78aa90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d78a8d0_0, 0, 5;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x558c0d78a7f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78b480_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d789e10_0, 0, 5;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_7.18, 4;
    %load/vec4 v0x558c0d789eb0_0;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %vpi_call 3 164 "$display", "AUIPC ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x558c0d78aa90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d78a8d0_0, 0, 5;
    %load/vec4 v0x558c0d789eb0_0;
    %load/vec4 v0x558c0d789fa0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v0x558c0d78a7f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78b480_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558c0d789e10_0, 0, 5;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78b480_0, 0, 1;
T_7.19 ;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x558c0d6d9920;
T_8 ;
    %wait E_0x558c0d7114d0;
    %load/vec4 v0x558c0d78ae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558c0d789eb0_0, 0;
    %vpi_call 3 179 "$display", "reset state" {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x558c0d789fa0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_call 3 181 "$display", "INSTRUCTION : %h", v0x558c0d789fa0_0 {0 0 0};
T_8.2 ;
    %load/vec4 v0x558c0d78a630_0;
    %assign/vec4 v0x558c0d789eb0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558c0d78b650;
T_9 ;
    %vpi_call 8 9 "$readmemh", "./test/t7/idata.mem", v0x558c0d78bbf0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x558c0d78bd40;
T_10 ;
    %vpi_call 9 21 "$readmemh", "./test/t7/data0.mem", v0x558c0d78c940 {0 0 0};
    %vpi_call 9 22 "$readmemh", "./test/t7/data1.mem", v0x558c0d78ca00 {0 0 0};
    %vpi_call 9 23 "$readmemh", "./test/t7/data2.mem", v0x558c0d78cac0 {0 0 0};
    %vpi_call 9 24 "$readmemh", "./test/t7/data3.mem", v0x558c0d78cb80 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x558c0d78bd40;
T_11 ;
    %wait E_0x558c0d7114d0;
    %load/vec4 v0x558c0d78c830_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x558c0d78c770_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x558c0d78c330_0;
    %store/vec4a v0x558c0d78cb80, 4, 0;
T_11.0 ;
    %load/vec4 v0x558c0d78c830_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x558c0d78c770_0;
    %parti/s 8, 16, 6;
    %ix/getv 4, v0x558c0d78c330_0;
    %store/vec4a v0x558c0d78cac0, 4, 0;
T_11.2 ;
    %load/vec4 v0x558c0d78c830_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x558c0d78c770_0;
    %parti/s 8, 8, 5;
    %ix/getv 4, v0x558c0d78c330_0;
    %store/vec4a v0x558c0d78ca00, 4, 0;
T_11.4 ;
    %load/vec4 v0x558c0d78c830_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x558c0d78c770_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x558c0d78c330_0;
    %store/vec4a v0x558c0d78c940, 4, 0;
T_11.6 ;
    %load/vec4 v0x558c0d78c830_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_11.8, 4;
    %ix/getv 4, v0x558c0d78c330_0;
    %load/vec4a v0x558c0d78cb80, 4;
    %ix/getv 4, v0x558c0d78c330_0;
    %load/vec4a v0x558c0d78cac0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x558c0d78c330_0;
    %load/vec4a v0x558c0d78ca00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x558c0d78c330_0;
    %load/vec4a v0x558c0d78c940, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 9 42 "$display", "dmem write %d at addr %d", S<0,vec4,s32>, v0x558c0d78c550_0 {1 0 0};
T_11.8 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x558c0d74ae50;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x558c0d78cce0_0;
    %inv;
    %store/vec4 v0x558c0d78cce0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x558c0d74ae50;
T_13 ;
    %vpi_call 2 53 "$display", "RUNNING TEST FROM ", "./test/t7" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78cce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c0d78d820_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c0d78d820_0, 0, 1;
    %vpi_func 2 58 "$fopen" 32, "cpu_tb.log", "a" {0 0 0};
    %store/vec4 v0x558c0d78d740_0, 0, 32;
    %vpi_func 2 59 "$fopen" 32, "./test/t7/expout.txt", "r" {0 0 0};
    %store/vec4 v0x558c0d78d1b0_0, 0, 32;
    %wait E_0x558c0d7114d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c0d78d4e0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x558c0d78d4e0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_13.1, 5;
    %wait E_0x558c0d7114d0;
    %load/vec4 v0x558c0d78d4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558c0d78d4e0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c0d78d370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c0d78d4e0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x558c0d78d4e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_func 2 68 "$fscanf" 32, v0x558c0d78d1b0_0, "%d\012", v0x558c0d78d290_0 {0 0 0};
    %store/vec4 v0x558c0d78d8c0_0, 0, 32;
    %ix/getv/s 4, v0x558c0d78d4e0_0;
    %load/vec4a v0x558c0d78cb80, 4;
    %ix/getv/s 4, v0x558c0d78d4e0_0;
    %load/vec4a v0x558c0d78cac0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x558c0d78d4e0_0;
    %load/vec4a v0x558c0d78ca00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x558c0d78d4e0_0;
    %load/vec4a v0x558c0d78c940, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c0d78cf00_0, 0, 32;
    %load/vec4 v0x558c0d78d290_0;
    %load/vec4 v0x558c0d78cf00_0;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x558c0d78d290_0;
    %vpi_call 2 71 "$display", "FAIL: Expected Reg[%d] = %x vs. Got Reg[%d] = %x", v0x558c0d78d4e0_0, S<0,vec4,s32>, v0x558c0d78d4e0_0, v0x558c0d78cf00_0 {1 0 0};
    %load/vec4 v0x558c0d78d370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558c0d78d370_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x558c0d78d4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558c0d78d4e0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %load/vec4 v0x558c0d78d370_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_call 2 77 "$display", ">>>>>>>>>>>>>>>>TESTCASE ENDED" {0 0 0};
    %vpi_call 2 78 "$display", "FAILED. %d registers do not match.\012", v0x558c0d78d370_0 {0 0 0};
    %vpi_call 2 79 "$fwrite", v0x558c0d78d740_0, "FAIL\012" {0 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call 2 81 "$fwrite", v0x558c0d78d740_0, "PASS\012" {0 0 0};
T_13.7 ;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "storeAddrMasker.v";
    "masker.v";
    "alu.v";
    "regFile.v";
    "imem.v";
    "dmem.v";
