
---------- Begin Simulation Statistics ----------
final_tick                               540503938000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98453                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739508                       # Number of bytes of host memory used
host_op_rate                                    98780                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6230.63                       # Real time elapsed on the host
host_tick_rate                               86749418                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613428998                       # Number of instructions simulated
sim_ops                                     615467779                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.540503                       # Number of seconds simulated
sim_ticks                                540503938000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.017074                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75209039                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86430209                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6528282                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        115926578                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10334252                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10429192                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           94940                       # Number of indirect misses.
system.cpu0.branchPred.lookups              149305761                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052865                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509385                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4610105                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138980992                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18853503                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532367                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36453444                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561813920                       # Number of instructions committed
system.cpu0.commit.committedOps             562324594                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    975591010                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.576393                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.373449                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    705986565     72.36%     72.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    164247147     16.83%     89.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     36636551      3.75%     92.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34589852      3.54%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9654889      0.98%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3372819      0.34%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1024674      0.10%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1225010      0.12%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18853503      1.93%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    975591010                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672345                       # Number of function calls committed.
system.cpu0.commit.int_insts                543452469                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174762828                       # Number of loads committed
system.cpu0.commit.membars                    1019959                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019965      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311064298     55.31%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.73%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175272205     31.16%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814397     12.41%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562324594                       # Class of committed instruction
system.cpu0.commit.refs                     245086626                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561813920                       # Number of Instructions Simulated
system.cpu0.committedOps                    562324594                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.901771                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.901771                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            113172845                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1923882                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74569493                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             610116555                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               434534241                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                428549948                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4616369                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3958951                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2063945                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  149305761                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                106242866                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    547018649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2962098                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          122                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     618607328                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          116                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13069130                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139741                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         429383858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85543291                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.578980                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         982937348                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.629865                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.892092                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               539559061     54.89%     54.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               330810741     33.65%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                67853722      6.90%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36185448      3.68%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3755997      0.38%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2679511      0.27%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   49378      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021914      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021576      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           982937348                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       46                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                       85504558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4668402                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142656036                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.552986                       # Inst execution rate
system.cpu0.iew.exec_refs                   261866520                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73327270                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               87322807                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            188908953                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512609                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2178917                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75060787                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          598761566                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            188539250                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4810733                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            590833903                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                399338                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2756610                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4616369                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3776570                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       140040                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10249220                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28130                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6892                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2407926                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14146125                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4736989                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6892                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       799949                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3868453                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                241086312                       # num instructions consuming a value
system.cpu0.iew.wb_count                    584602443                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.877242                       # average fanout of values written-back
system.cpu0.iew.wb_producers                211491133                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.547154                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     584654957                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               719942789                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373649905                       # number of integer regfile writes
system.cpu0.ipc                              0.525825                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.525825                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020995      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324871048     54.54%     54.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139951      0.69%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018048      0.17%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           190799661     32.03%     87.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73794883     12.38%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::total             595644637                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           49                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     853199                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001432                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 168043     19.69%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                605521     70.97%     90.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                79633      9.33%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             595476788                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2175149037                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    584602394                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        635204495                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 597228805                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                595644637                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532761                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36436968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69321                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           394                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15814219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    982937348                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.605984                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.816116                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          550211224     55.97%     55.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          302626201     30.78%     86.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          106457134     10.83%     97.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17775621      1.80%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4045509      0.41%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             553731      0.05%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1115648      0.11%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              85514      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              66766      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      982937348                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557489                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7211625                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1665200                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           188908953                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75060787                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1043                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1068441906                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12566279                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               94823075                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357828515                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4167434                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               439916400                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5234811                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5116                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            739604829                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             605661398                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          387614226                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                424828726                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9463297                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4616369                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18645427                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                29785703                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               46                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       739604783                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        107351                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3171                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8397935                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3155                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1555502571                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1204911401                       # The number of ROB writes
system.cpu0.timesIdled                       15858116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1008                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.668678                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3119464                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4177741                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           502047                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5498746                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136659                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         181542                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           44883                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6174113                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8736                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509169                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           348183                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420417                       # Number of branches committed
system.cpu1.commit.bw_lim_events               519736                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4118582                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19248062                       # Number of instructions committed
system.cpu1.commit.committedOps              19757435                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115148184                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171582                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.820845                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106971226     92.89%     92.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4037809      3.50%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1374224      1.19%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1296722      1.12%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       358302      0.31%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        96174      0.08%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       448891      0.38%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        45100      0.03%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       519736      0.45%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115148184                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227608                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18556739                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320820                       # Number of loads committed
system.cpu1.commit.membars                    1018420                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018420      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648814     58.95%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829989     29.50%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1260074      6.37%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19757435                       # Class of committed instruction
system.cpu1.commit.refs                       7090075                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19248062                       # Number of Instructions Simulated
system.cpu1.committedOps                     19757435                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.039498                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.039498                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100793329                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               161641                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2916810                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25347007                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3707940                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  9950244                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                348626                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               284208                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1084272                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6174113                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3556899                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111429586                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                38672                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      27469463                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1004980                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053111                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3952321                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3256123                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.236299                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115884411                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.243353                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.694358                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                98924236     85.36%     85.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9911898      8.55%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4208906      3.63%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1853619      1.59%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  729212      0.62%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  147699      0.12%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  107718      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     346      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     777      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115884411                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         364227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              368387                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4924668                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187726                       # Inst execution rate
system.cpu1.iew.exec_refs                     7778651                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1857302                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86493923                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6427871                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            608681                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           352305                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2098858                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           23869983                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5921349                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           295637                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21822936                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                362965                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               800042                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                348626                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1791915                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20585                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          135358                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4618                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          445                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1427                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1107051                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       329603                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           445                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       132184                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        236203                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12299183                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21534252                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.855712                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10524560                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185243                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21542065                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27278637                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14378667                       # number of integer regfile writes
system.cpu1.ipc                              0.165576                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165576                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018625      4.60%      4.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13237354     59.84%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6497589     29.37%     93.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1364861      6.17%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22118573                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     598483                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027057                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 128145     21.41%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                419253     70.05%     91.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                51083      8.53%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21698417                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160753893                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21534240                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         27982796                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  22045607                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22118573                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1824376                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4112547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33879                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        296170                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2367516                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115884411                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190867                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649490                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102553932     88.49%     88.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8367375      7.22%     95.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2923198      2.52%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             929875      0.80%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             741492      0.63%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             151965      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             150783      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              41642      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24149      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115884411                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190269                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3721883                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          420499                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6427871                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2098858                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu1.numCycles                       116248638                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   964751848                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               91241482                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13168256                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2999155                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4356790                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                624203                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6065                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             30962268                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              24790071                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16586812                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10044663                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6061563                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                348626                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9868734                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3418556                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        30962256                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24116                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               791                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6585830                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           776                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   138503425                       # The number of ROB reads
system.cpu1.rob.rob_writes                   48489276                       # The number of ROB writes
system.cpu1.timesIdled                           4500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            80.082113                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2304543                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2877725                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           254959                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4086893                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             97893                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101367                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3474                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4490708                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2572                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509179                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170316                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647422                       # Number of branches committed
system.cpu2.commit.bw_lim_events               439907                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1929998                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16506090                       # Number of instructions committed
system.cpu2.commit.committedOps              17015470                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113012411                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150562                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.779801                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106130949     93.91%     93.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3378609      2.98%     96.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1089495      0.96%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1110806      0.98%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       264898      0.23%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        78418      0.06%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       480788      0.42%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        38541      0.03%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       439907      0.38%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113012411                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174096                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893850                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697331                       # Number of loads committed
system.cpu2.commit.membars                    1018427                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018427      5.98%      5.98% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797252     57.57%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206510     30.59%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993143      5.83%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015470                       # Class of committed instruction
system.cpu2.commit.refs                       6199665                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16506090                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015470                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.876346                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.876346                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            103689037                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                89881                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2194778                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19635477                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2295763                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6037566                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170661                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               220330                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1173423                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4490708                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2483400                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110453187                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                12294                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      19980265                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 510608                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039565                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2657958                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2402436                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.176035                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113366450                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.180745                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.597720                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100932035     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7281490      6.42%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3052839      2.69%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1388735      1.22%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  622837      0.54%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   85751      0.07%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2523      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      59      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     181      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113366450                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         135145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              188036                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3953688                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.162214                       # Inst execution rate
system.cpu2.iew.exec_refs                     6688694                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526410                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88416918                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5163860                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510012                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           168082                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1552488                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18940907                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5162284                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           159776                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18411590                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                342854                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               789620                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170661                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1737800                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18259                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           93025                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3227                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       466529                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        50154                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           232                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        50591                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        137445                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10791723                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18210400                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.860792                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9289430                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.160441                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18215521                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22728421                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12327332                       # number of integer regfile writes
system.cpu2.ipc                              0.145426                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145426                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018637      5.48%      5.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10823743     58.28%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5705864     30.72%     94.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022980      5.50%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18571366                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     580714                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031269                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 123447     21.25%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409199     70.46%     91.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                48066      8.27%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18133429                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151129553                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18210388                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20866482                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17412299                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18571366                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528608                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1925436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39683                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           379                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       798067                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113366450                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.163817                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.612499                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102220646     90.16%     90.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7177804      6.33%     96.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2159887      1.90%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             757558      0.66%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             726692      0.64%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             124037      0.10%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             143431      0.12%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37585      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18810      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113366450                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.163622                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3153178                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          336629                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5163860                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1552488                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       113501595                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   967498892                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93690186                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442558                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3489102                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2755340                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                693565                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2313                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             24008271                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19393157                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13134330                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6401893                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6005593                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170661                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10322016                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1691772                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        24008259                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26354                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               795                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6985803                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           781                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131516893                       # The number of ROB reads
system.cpu2.rob.rob_writes                   38245240                       # The number of ROB writes
system.cpu2.timesIdled                           1855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            74.436985                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2221286                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2984116                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           399435                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3907275                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            102948                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         188773                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           85825                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4366493                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1271                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509165                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           232332                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470735                       # Number of branches committed
system.cpu3.commit.bw_lim_events               405070                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528193                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2575055                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860926                       # Number of instructions committed
system.cpu3.commit.committedOps              16370280                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106369864                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153899                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.781623                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99598756     93.63%     93.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3391435      3.18%     96.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1147532      1.07%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       994512      0.93%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       249590      0.23%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        70911      0.06%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       477636      0.44%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        34422      0.03%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       405070      0.38%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106369864                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151228                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255113                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568776                       # Number of loads committed
system.cpu3.commit.membars                    1018394                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018394      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9354043     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077941     31.01%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919764      5.61%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370280                       # Class of committed instruction
system.cpu3.commit.refs                       5997717                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860926                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370280                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.741428                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.741428                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96785320                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               167896                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2133957                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19924325                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2568080                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6034019                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                232634                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               293345                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1186809                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4366493                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2536990                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103644828                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                25303                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20416322                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 799474                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040836                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2762276                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2324234                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190940                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106806862                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.195929                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.623869                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94269395     88.26%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7211808      6.75%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3107260      2.90%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1445286      1.35%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  702592      0.65%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   69455      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     818      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      54      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     194      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106806862                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         118431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              247289                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3794286                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.168995                       # Inst execution rate
system.cpu3.iew.exec_refs                     6463709                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441694                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               82271488                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5109012                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510061                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           142094                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1458162                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18941952                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5022015                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           283129                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18069915                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                421298                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               830055                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                232634                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1846715                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        17443                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           79711                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2083                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          163                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       540236                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        29221                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           110                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        44912                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        202377                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10681894                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17889135                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.864078                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9229997                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167304                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17894124                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22141205                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12242161                       # number of integer regfile writes
system.cpu3.ipc                              0.148336                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148336                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018616      5.55%      5.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10835869     59.04%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5562067     30.30%     94.89% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936351      5.10%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18353044                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     584955                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031872                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 128752     22.01%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406452     69.48%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49749      8.50%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17919369                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144158314                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17889123                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21513697                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17413307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18353044                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528645                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2571671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            60435                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           452                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1094942                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106806862                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.171833                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.627007                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95751387     89.64%     89.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7212055      6.75%     96.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2045429      1.91%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             746473      0.69%     99.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             727908      0.68%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             121672      0.11%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             145478      0.13%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              33828      0.03%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22632      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106806862                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.171643                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3106390                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          312252                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5109012                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1458162                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu3.numCycles                       106925293                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   974075045                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               87528314                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037028                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3428024                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3176321                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                653179                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1148                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23942739                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19462329                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13473963                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6240974                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5317216                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                232634                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9600728                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2436935                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23942727                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27891                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               859                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7096536                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           848                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   124908790                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38328338                       # The number of ROB writes
system.cpu3.timesIdled                           1544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2344117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4647142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       191556                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        40418                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34494675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1892057                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     69101816                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1932475                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             836601                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1575706                       # Transaction distribution
system.membus.trans_dist::CleanEvict           727216                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              972                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            562                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1505928                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1505884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        836601                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           155                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6989625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6989625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    250764224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               250764224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1451                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2344218                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                  -0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2344218    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2344218                       # Request fanout histogram
system.membus.respLayer1.occupancy        12576042250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11630252752                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3776617957.031250                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22638891296.762336                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     97.65%     97.65% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 221565475500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57096839500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 483407098500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2481002                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2481002                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2481002                       # number of overall hits
system.cpu2.icache.overall_hits::total        2481002                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         2398                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2398                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         2398                       # number of overall misses
system.cpu2.icache.overall_misses::total         2398                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    140075500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    140075500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    140075500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    140075500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2483400                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2483400                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2483400                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2483400                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000965                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000965                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000965                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000965                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 58413.469557                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58413.469557                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 58413.469557                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58413.469557                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2142                       # number of writebacks
system.cpu2.icache.writebacks::total             2142                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          224                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          224                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          224                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          224                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2174                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2174                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2174                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2174                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    125381000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    125381000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    125381000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    125381000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000875                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000875                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000875                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000875                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 57672.953081                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 57672.953081                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 57672.953081                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 57672.953081                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2142                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2481002                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2481002                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         2398                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2398                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    140075500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    140075500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2483400                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2483400                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000965                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000965                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 58413.469557                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58413.469557                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          224                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          224                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2174                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2174                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    125381000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    125381000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000875                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000875                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 57672.953081                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 57672.953081                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.979387                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2478877                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2142                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1157.272175                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        346121000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.979387                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999355                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999355                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4968974                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4968974                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4644310                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4644310                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4644310                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4644310                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1331225                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1331225                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1331225                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1331225                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 182047130281                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 182047130281                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 182047130281                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 182047130281                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5975535                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5975535                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5975535                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5975535                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.222779                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.222779                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.222779                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.222779                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 136751.586156                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 136751.586156                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 136751.586156                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 136751.586156                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1437566                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       121034                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17992                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1663                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.900289                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.780517                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532541                       # number of writebacks
system.cpu2.dcache.writebacks::total           532541                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1004259                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1004259                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1004259                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1004259                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326966                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326966                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326966                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326966                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38931109713                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38931109713                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38931109713                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38931109713                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054717                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054717                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054717                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054717                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119067.761519                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119067.761519                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119067.761519                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119067.761519                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532541                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4189267                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4189267                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       793526                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       793526                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  84313117500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  84313117500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4982793                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4982793                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.159253                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.159253                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106251.234994                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106251.234994                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       637573                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       637573                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155953                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155953                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17210143500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17210143500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031298                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031298                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110354.680576                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110354.680576                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       455043                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        455043                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       537699                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       537699                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97734012781                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97734012781                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992742                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992742                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.541630                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.541630                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 181763.426714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 181763.426714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       366686                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       366686                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       171013                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       171013                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21720966213                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21720966213                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172263                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172263                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 127013.538228                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 127013.538228                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          203                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4447500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4447500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.375231                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.375231                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21908.866995                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21908.866995                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          130                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       382500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       382500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.134935                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.134935                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5239.726027                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5239.726027                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          209                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          154                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       805000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       805000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.424242                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.424242                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5227.272727                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5227.272727                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          151                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       679000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       679000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.415977                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.415977                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4496.688741                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4496.688741                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       361000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       361000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       336000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       336000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       285010                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         285010                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224169                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224169                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20943337000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20943337000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509179                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509179                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440255                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440255                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93426.553180                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93426.553180                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224167                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224167                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20719163500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20719163500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440251                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440251                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92427.357728                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92427.357728                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.462764                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5478689                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550942                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.944220                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        346132500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.462764                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.889461                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.889461                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13522207                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13522207                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4055735641.666666                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23362969182.433723                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     97.49%     97.49% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.16% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.99% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 221565591000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53815661000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 486688277000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2534838                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2534838                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2534838                       # number of overall hits
system.cpu3.icache.overall_hits::total        2534838                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2152                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2152                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2152                       # number of overall misses
system.cpu3.icache.overall_misses::total         2152                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    120302499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    120302499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    120302499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    120302499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2536990                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2536990                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2536990                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2536990                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000848                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000848                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000848                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000848                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 55902.648234                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55902.648234                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 55902.648234                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55902.648234                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    25.833333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1873                       # number of writebacks
system.cpu3.icache.writebacks::total             1873                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          247                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          247                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          247                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          247                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1905                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1905                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1905                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1905                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    106554500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    106554500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    106554500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    106554500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000750                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000750                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000750                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000750                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 55934.120734                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55934.120734                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 55934.120734                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55934.120734                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1873                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2534838                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2534838                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2152                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2152                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    120302499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    120302499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2536990                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2536990                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000848                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000848                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 55902.648234                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55902.648234                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          247                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          247                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1905                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1905                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    106554500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    106554500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000750                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000750                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 55934.120734                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55934.120734                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.979024                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2465980                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1873                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1316.593699                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        353090000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.979024                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999344                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999344                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5075885                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5075885                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4472305                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4472305                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4472305                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4472305                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1312617                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1312617                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1312617                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1312617                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 170662687858                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 170662687858                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 170662687858                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 170662687858                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5784922                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5784922                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5784922                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5784922                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.226903                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.226903                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.226903                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.226903                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 130017.124460                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130017.124460                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 130017.124460                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130017.124460                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1418633                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       148290                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            17304                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1821                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    81.982951                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.433278                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       498092                       # number of writebacks
system.cpu3.dcache.writebacks::total           498092                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1005295                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1005295                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1005295                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1005295                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       307322                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       307322                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       307322                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       307322                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  35906947289                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  35906947289                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  35906947289                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  35906947289                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053124                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053124                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053124                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053124                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 116838.193455                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 116838.193455                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 116838.193455                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 116838.193455                       # average overall mshr miss latency
system.cpu3.dcache.replacements                498092                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4065022                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4065022                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       800536                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       800536                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  84231586500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  84231586500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4865558                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4865558                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.164531                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164531                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105218.986404                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105218.986404                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       649258                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       649258                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       151278                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       151278                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16757962000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16757962000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031091                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031091                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110775.935694                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110775.935694                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       407283                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        407283                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       512081                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       512081                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  86431101358                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  86431101358                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919364                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919364                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.556994                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.556994                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 168784.042676                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 168784.042676                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       356037                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       356037                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       156044                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       156044                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19148985289                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19148985289                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169730                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169730                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 122715.293692                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122715.293692                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          332                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5203000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5203000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.382899                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.382899                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25257.281553                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25257.281553                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           69                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       462500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       462500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.128252                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.128252                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6702.898550                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6702.898550                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          154                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       839500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       839500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.418478                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.418478                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5451.298701                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5451.298701                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       706500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       706500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.410326                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.410326                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4678.807947                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4678.807947                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       246500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       246500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       228500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       228500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305509                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305509                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203656                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203656                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19148202500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19148202500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509165                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509165                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399980                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399980                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94022.285127                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94022.285127                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203656                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203656                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18944546500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18944546500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399980                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399980                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93022.285127                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93022.285127                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.718347                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5285619                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           510774                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.348253                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        353101500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.718347                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.834948                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.834948                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13100785                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13100785                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       571195000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   867131191.917779                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2675424000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   534220793000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6283145000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88482428                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88482428                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88482428                       # number of overall hits
system.cpu0.icache.overall_hits::total       88482428                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17760437                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17760437                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17760437                       # number of overall misses
system.cpu0.icache.overall_misses::total     17760437                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231228650496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231228650496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231228650496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231228650496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    106242865                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    106242865                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    106242865                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    106242865                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167168                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167168                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167168                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167168                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13019.310870                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13019.310870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13019.310870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13019.310870                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2774                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.475409                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16768646                       # number of writebacks
system.cpu0.icache.writebacks::total         16768646                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       991754                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       991754                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       991754                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       991754                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16768683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16768683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16768683                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16768683                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205346887499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205346887499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205346887499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205346887499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157833                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157833                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157833                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157833                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12245.856606                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12245.856606                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12245.856606                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12245.856606                       # average overall mshr miss latency
system.cpu0.icache.replacements              16768646                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88482428                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88482428                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17760437                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17760437                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231228650496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231228650496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    106242865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    106242865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13019.310870                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13019.310870                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       991754                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       991754                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16768683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16768683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205346887499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205346887499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157833                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157833                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12245.856606                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12245.856606                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.996991                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          105250769                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16768650                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.276639                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.996991                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999905                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999905                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229254412                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229254412                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    216680758                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       216680758                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    216680758                       # number of overall hits
system.cpu0.dcache.overall_hits::total      216680758                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28292540                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28292540                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28292540                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28292540                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 691508147011                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 691508147011                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 691508147011                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 691508147011                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    244973298                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    244973298                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    244973298                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    244973298                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.115492                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.115492                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.115492                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.115492                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24441.359701                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24441.359701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24441.359701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24441.359701                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7368866                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       250011                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           144371                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2993                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.041178                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.531907                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     16161308                       # number of writebacks
system.cpu0.dcache.writebacks::total         16161308                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12301909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12301909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12301909                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12301909                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15990631                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15990631                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15990631                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15990631                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 280671233437                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 280671233437                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 280671233437                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 280671233437                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065274                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065274                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065274                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065274                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17552.230017                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17552.230017                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17552.230017                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17552.230017                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16161308                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    156265686                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      156265686                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18895208                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18895208                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 418624462000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 418624462000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175160894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175160894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.107873                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.107873                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22155.059737                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22155.059737                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5646503                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5646503                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13248705                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13248705                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 214234192500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 214234192500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075637                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075637                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16170.198709                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16170.198709                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     60415072                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      60415072                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9397332                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9397332                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 272883685011                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 272883685011                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.134608                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.134608                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29038.421225                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29038.421225                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6655406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6655406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2741926                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2741926                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  66437040937                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  66437040937                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039275                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039275                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24230.063443                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24230.063443                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1224                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1224                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          872                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          872                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10762500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10762500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.416030                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.416030                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 12342.316513                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12342.316513                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          839                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          839                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1524500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1524500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015744                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015744                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46196.969696                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46196.969696                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2088500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2088500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.138377                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.138377                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7512.589928                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7512.589928                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1817500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1817500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.134892                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.134892                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6706.642066                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6706.642066                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318096                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318096                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191289                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191289                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17412482000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17412482000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509385                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509385                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375529                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375529                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 91027.095128                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 91027.095128                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191289                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191289                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17221193000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17221193000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375529                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375529                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 90027.095128                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 90027.095128                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.885859                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          233183626                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16181629                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.410392                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.885859                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996433                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996433                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        507155237                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       507155237                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16740384                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            15285620                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1977                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               51116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 989                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               44373                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 893                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               44439                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32169791                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16740384                       # number of overall hits
system.l2.overall_hits::.cpu0.data           15285620                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1977                       # number of overall hits
system.l2.overall_hits::.cpu1.data              51116                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                989                       # number of overall hits
system.l2.overall_hits::.cpu2.data              44373                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                893                       # number of overall hits
system.l2.overall_hits::.cpu3.data              44439                       # number of overall hits
system.l2.overall_hits::total                32169791                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             28294                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            874682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1185                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488792                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1012                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            453890                       # number of demand (read+write) misses
system.l2.demand_misses::total                2344275                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            28294                       # number of overall misses
system.l2.overall_misses::.cpu0.data           874682                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2729                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493691                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1185                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488792                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1012                       # number of overall misses
system.l2.overall_misses::.cpu3.data           453890                       # number of overall misses
system.l2.overall_misses::total               2344275                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2422196500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  91659319000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    259260000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58483399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    110076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  58019395500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     92772000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53310330500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     264356748500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2422196500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  91659319000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    259260000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58483399000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    110076000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  58019395500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     92772000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53310330500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    264356748500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16768678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        16160302                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4706                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          544807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          533165                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          498329                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34514066                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16768678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       16160302                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4706                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         544807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         533165                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         498329                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34514066                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.054125                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.579898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.906175                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.545078                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.916774                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.531233                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.910823                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067922                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.054125                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.579898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.906175                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.545078                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.916774                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.531233                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.910823                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067922                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85608.132466                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104791.591687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95001.832172                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118461.545784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92891.139240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118699.560344                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91671.936758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 117452.093018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112766.952895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85608.132466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104791.591687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95001.832172                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118461.545784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92891.139240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118699.560344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91671.936758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 117452.093018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112766.952895                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1575706                       # number of writebacks
system.l2.writebacks::total                   1575706                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            233                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            276                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            310                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            181                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1788                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           233                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           264                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           276                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           310                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           181                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1788                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        28254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       874449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       453709                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2342487                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        28254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       874449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       453709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2342487                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2136848501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82898872001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    215387000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53529785000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     77304500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53117808500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     67242500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48760668501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 240803916503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2136848501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82898872001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    215387000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53529785000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     77304500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53117808500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     67242500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48760668501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 240803916503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.054110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.523799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.905669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.402483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.916335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.399999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.910460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067870                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.054110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.523799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.905669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.402483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.916335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.399999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.910460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.067870                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75629.946237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94801.265712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87378.093306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108488.361723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        88348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108723.648983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88244.750656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107471.239276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102798.400376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75629.946237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94801.265712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87378.093306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108488.361723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        88348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108723.648983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88244.750656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107471.239276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102798.400376                       # average overall mshr miss latency
system.l2.replacements                        4234449                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4248106                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4248106                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4248106                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4248106                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30168468                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30168468                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30168468                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30168468                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  129                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1597000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1626500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.888888                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.056603                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.113636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.064516                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.431718                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18147.727272                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data         5900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16596.938775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1766500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        65500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        44500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1978000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.888888                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.056603                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.113636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.064516                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.431718                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20073.863636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        22250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20183.673469                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                104                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.238805                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.130434                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.125000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.212121                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       329499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       120500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       570999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.238805                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.130434                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.125000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.212121                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20593.687500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666666                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666666                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20392.821428                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2433125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            23055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            26352                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2505562                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         479009                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1505885                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52784662500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  41061094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41379254000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37073363000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  172298373500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2912134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       374011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4011447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.164487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.938959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.924189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.375396                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110195.554780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116989.506554                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116678.943836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115402.386903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114416.687529                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       479009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1505885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47994572001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37551284000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37832834000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33860832501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 157239522502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.164487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.938424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.938959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.924189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.375396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100195.553739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106989.506554                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106678.943836                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105402.385350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104416.686866                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16740384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1977                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           989                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           893                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16744243                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        28294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2729                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1185                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1012                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            33220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2422196500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    259260000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    110076000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     92772000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2884304500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16768678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16777463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.579898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.545078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.531233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85608.132466                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95001.832172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92891.139240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91671.936758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86824.337748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          264                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          310                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          250                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           864                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        28254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          875                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          762                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2136848501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    215387000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     77304500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     67242500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2496782501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.523799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.402483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.399999                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75629.946237                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87378.093306                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst        88348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88244.750656                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77165.981610                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12852495                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        28086                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        21318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        18087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12919986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       395673                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       142710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       132637                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          805170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38874656500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17422305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16640141500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16236967500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  89174070500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13248168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170796                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       150724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13725156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.835558                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.862878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.879999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98249.454726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122081.879335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124041.308237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122416.576822                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110751.854266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          233                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          276                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          234                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          181                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          924                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       395440                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       133916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       804246                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34904300000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15978501000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15284974500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14899836000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  81067611500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029848                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.833942                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.861373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.878798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88266.993728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112181.789460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114138.523402                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112488.947273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100799.520917                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          147                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             155                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          153                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           161                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.960784                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.962732                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          147                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          155                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2884000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        98000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3040500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.960784                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.962732                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19619.047619                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19600                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19616.129032                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999842                       # Cycle average of tags in use
system.l2.tags.total_refs                    68928969                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4234455                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.278120                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.160211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       10.444553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.218401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.043973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.002651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.007832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.108056                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.377503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.163196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.409662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2210031639                       # Number of tag accesses
system.l2.tags.data_accesses               2210031639                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1808192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55964672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        157760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31578560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         56000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31267712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         48768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29037376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          149919040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1808192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       157760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        56000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        48768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2070720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100845184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100845184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          28253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         874448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         453709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2342485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1575706                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1575706                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3345381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103541654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           291875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58424292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           103607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57849184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            90226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53722783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             277369005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3345381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       291875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       103607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        90226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3831091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186576224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186576224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186576224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3345381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103541654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          291875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58424292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          103607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57849184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           90226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53722783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            463945230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1574329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     28253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    865780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    447935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018749                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002760086750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97255                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97255                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5083525                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1482021                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2342485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1575706                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2342485                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1575706                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25824                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1377                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            119648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            180417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            152331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            176511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            140879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            235069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            171144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           151974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           133664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           133001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            170433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73899                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  99925253000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11583305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143362646750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43133.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61883.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1039905                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  973552                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2342485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1575706                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  796596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  634606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  407126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  198324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   62663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   39654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   31090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1877495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.634055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.920406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.940104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1270718     67.68%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       407541     21.70%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78033      4.15%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34454      1.83%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18347      0.97%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11291      0.60%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7763      0.41%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5779      0.30%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43569      2.32%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1877495                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.819680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.789067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97250     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.187404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.175741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.642910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88812     91.31%     91.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              850      0.87%     92.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5897      6.06%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1315      1.35%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              301      0.30%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97255                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148266304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1652736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100755584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               149919040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100845184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       274.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    277.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  540503829000                       # Total gap between requests
system.mem_ctrls.avgGap                     137947.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1808192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55409920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       157760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31239552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        56000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30878272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        48768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28667840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100755584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3345381.731520335189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 102515293.792364567518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 291875.764279815484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57797084.912265710532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 103607.015717987233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57128671.650862239301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 90226.909688121464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 53039095.526441842317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186410453.127910405397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        28253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       874448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       453709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1575706                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    963401000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46610781750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    111211250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32961503250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     40512000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32760304500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     35282250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29879650750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12984413618500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34099.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53303.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45116.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66802.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46299.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67055.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46302.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65856.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8240378.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7110683160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3779387370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8369358060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4370137020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42666464880.000007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     107422165800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     117092741280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       290810937570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.036667                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 303073975000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18048420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 219381543000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6294738240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3345706155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8171601480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3847740300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42666464880.000007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     189442197810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48023240640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       301791689505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.352434                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 122757272750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18048420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 399698245250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      3856327284                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22897648597.304656                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          122     97.59%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.99% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221565214000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58463027500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 482040910500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3551468                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3551468                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3551468                       # number of overall hits
system.cpu1.icache.overall_hits::total        3551468                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5431                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5431                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5431                       # number of overall misses
system.cpu1.icache.overall_misses::total         5431                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    336279999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    336279999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    336279999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    336279999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3556899                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3556899                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3556899                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3556899                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001526                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001526                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001526                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001526                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61918.615172                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61918.615172                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61918.615172                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61918.615172                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    18.222222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4674                       # number of writebacks
system.cpu1.icache.writebacks::total             4674                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          725                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          725                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          725                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          725                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4706                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4706                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4706                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4706                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    289561000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    289561000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    289561000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    289561000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001323                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001323                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001323                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001323                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61530.174245                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61530.174245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61530.174245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61530.174245                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4674                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3551468                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3551468                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5431                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5431                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    336279999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    336279999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3556899                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3556899                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61918.615172                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61918.615172                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          725                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          725                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4706                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4706                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    289561000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    289561000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001323                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001323                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61530.174245                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61530.174245                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979779                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3450646                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4674                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           738.264013                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338786000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979779                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999368                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999368                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7118504                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7118504                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5523460                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5523460                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5523460                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5523460                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1422323                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1422323                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1422323                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1422323                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 188202058807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 188202058807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 188202058807                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 188202058807                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6945783                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6945783                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6945783                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6945783                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.204775                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.204775                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.204775                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.204775                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 132320.196472                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132320.196472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 132320.196472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132320.196472                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1526947                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       108599                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20686                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1488                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.815479                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.983198                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       544611                       # number of writebacks
system.cpu1.dcache.writebacks::total           544611                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1073696                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1073696                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1073696                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1073696                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       348627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       348627                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348627                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40472489052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40472489052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40472489052                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40472489052                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050192                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050192                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050192                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050192                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116091.091774                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116091.091774                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116091.091774                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116091.091774                       # average overall mshr miss latency
system.cpu1.dcache.replacements                544611                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4840927                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4840927                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       845182                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       845182                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  87215650500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  87215650500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5686109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5686109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.148639                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.148639                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103191.561699                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103191.561699                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       673892                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       673892                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       171290                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       171290                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18101696500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18101696500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105678.653161                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105678.653161                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       682533                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        682533                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       577141                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       577141                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 100986408307                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 100986408307                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259674                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259674                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.458166                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.458166                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 174977.013081                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 174977.013081                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       399804                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       399804                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177337                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177337                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22370792552                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22370792552                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140780                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140780                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126148.477486                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126148.477486                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          202                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          202                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6291000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6291000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.383301                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.383301                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31143.564356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31143.564356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          138                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           64                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.121442                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.121442                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5804.687500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5804.687500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          160                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       844000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       844000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.441988                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.441988                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         5275                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         5275                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       708000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       708000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428176                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428176                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4567.741935                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4567.741935                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       305500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       305500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       286500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       286500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292314                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292314                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216855                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216855                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19986646500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19986646500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509169                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509169                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425899                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425899                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92165.947291                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92165.947291                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216855                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216855                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19769791500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19769791500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425899                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425899                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91165.947291                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91165.947291                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.957879                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6380438                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           565277                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.287276                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338797500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.957879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936183                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936183                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15476988                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15476988                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 540503938000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30504932                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5823812                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30265739                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2658743                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1100                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           666                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1766                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4081048                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4081048                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16777468                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13727466                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          161                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          161                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50306006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     48504142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1655194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1617131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1507669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103616401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2146388672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2068582336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       600320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69721920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       276224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68204800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       241792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63770176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4417786240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4307834                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105451776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         38822420                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061669                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.289048                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36717677     94.57%     94.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1972798      5.08%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20583      0.05%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  70836      0.18%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  34954      0.09%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   5572      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38822420                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69064773459                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         827064129                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3420108                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         766759224                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2987127                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24273499228                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25173602239                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         848589104                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7197636                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               811202384000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 242990                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740532                       # Number of bytes of host memory used
host_op_rate                                   243582                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3450.35                       # Real time elapsed on the host
host_tick_rate                               78455281                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   838402002                       # Number of instructions simulated
sim_ops                                     840444085                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.270698                       # Number of seconds simulated
sim_ticks                                270698446000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.866283                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               53137310                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            53208459                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2734972                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         59509636                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             10428                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          15164                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4736                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60347241                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1579                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           772                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2732959                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32294940                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6956238                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       81677045                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           141039097                       # Number of instructions committed
system.cpu0.commit.committedOps             141039718                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    517949456                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.272304                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.246911                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    482096597     93.08%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8254546      1.59%     94.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     11429317      2.21%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1720191      0.33%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       688727      0.13%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       550137      0.11%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       165453      0.03%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6088250      1.18%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6956238      1.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    517949456                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               11232                       # Number of function calls committed.
system.cpu0.commit.int_insts                140429341                       # Number of committed integer instructions.
system.cpu0.commit.loads                     43370723                       # Number of loads committed
system.cpu0.commit.membars                        983                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1034      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        96914880     68.71%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            963      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       43371439     30.75%     99.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        750853      0.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        141039718                       # Class of committed instruction
system.cpu0.commit.refs                      44122386                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  141039097                       # Number of Instructions Simulated
system.cpu0.committedOps                    141039718                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.771818                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.771818                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            389918058                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2049                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            46614510                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             236785343                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32915710                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 95066319                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2734003                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6304                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9824561                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60347241                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 54174527                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    472223778                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               825990                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     267405709                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5472032                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113440                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          55498835                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          53147738                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.502667                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         530458651                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.504105                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.768432                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               334349344     63.03%     63.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               135199335     25.49%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                55706994     10.50%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2308529      0.44%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1749032      0.33%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    6250      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1136175      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     542      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2450      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           530458651                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1515135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2863919                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                41723725                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.501424                       # Inst execution rate
system.cpu0.iew.exec_refs                   136386148                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    800260                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               48531440                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68294116                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2622                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1862125                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1169891                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          221045282                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            135585888                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2320236                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            266744161                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                427818                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            230494708                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2734003                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            231031962                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8196184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           86619                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          723                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          515                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24923393                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       418228                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           515                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       675156                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2188763                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                153913821                       # num instructions consuming a value
system.cpu0.iew.wb_count                    184175624                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756350                       # average fanout of values written-back
system.cpu0.iew.wb_producers                116412696                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.346212                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     184789121                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               328831039                       # number of integer regfile reads
system.cpu0.int_regfile_writes              142272555                       # number of integer regfile writes
system.cpu0.ipc                              0.265124                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.265124                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1599      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            131220296     48.77%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1229      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  246      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           136946065     50.90%     99.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             894641      0.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             269064396                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   16353431                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.060779                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1258670      7.70%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              15093083     92.29%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1678      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             285415908                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1087969067                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    184175305                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        301051017                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 221041615                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                269064396                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3667                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       80005567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3028832                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           278                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     49427386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    530458651                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.507230                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.198731                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          408470599     77.00%     77.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           61718096     11.63%     88.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22402107      4.22%     92.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            9734817      1.84%     94.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14996242      2.83%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8227376      1.55%     99.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2924597      0.55%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1210331      0.23%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             774486      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      530458651                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.505785                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2504287                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          226296                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68294116                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1169891                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    889                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       531973786                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9423106                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              283740717                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            107999756                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9193509                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                38744036                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             102465156                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               147399                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            307482418                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             228924931                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          176166747                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 97171107                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1219004                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2734003                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            107978396                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                68166999                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       307482106                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         90392                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1754                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56276943                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1729                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   733703026                       # The number of ROB reads
system.cpu0.rob.rob_writes                  457955760                       # The number of ROB writes
system.cpu0.timesIdled                          16244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  565                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.585901                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13868716                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13926385                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1886861                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20894304                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2720                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15930                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13210                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21832746                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          297                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           583                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1886118                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8393704                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1931812                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2918                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38671501                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36161815                       # Number of instructions committed
system.cpu1.commit.committedOps              36162718                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    128012859                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.282493                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.193948                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    116203051     90.77%     90.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4870530      3.80%     94.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2826779      2.21%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       716056      0.56%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       442269      0.35%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       417410      0.33%     98.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        54824      0.04%     98.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       550128      0.43%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1931812      1.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    128012859                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4194                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35553222                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9348911                       # Number of loads committed
system.cpu1.commit.membars                       1303                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1303      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        26121667     72.23%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        9349494     25.85%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        690014      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36162718                       # Class of committed instruction
system.cpu1.commit.refs                      10039508                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36161815                       # Number of Instructions Simulated
system.cpu1.committedOps                     36162718                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.727780                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.727780                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             77175069                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  834                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11709333                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84537161                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13034637                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40604547                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1890002                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1656                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1913365                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21832746                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15147746                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    116997217                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               599786                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      98947255                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3781490                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.161960                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15729646                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13871436                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.734012                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         134617620                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.735043                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.043987                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                71973739     53.47%     53.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39189593     29.11%     82.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17236626     12.80%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2562100      1.90%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2158110      1.60%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17572      0.01%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1479327      1.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     126      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     427      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           134617620                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         185674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1997146                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12645632                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.461923                       # Inst execution rate
system.cpu1.iew.exec_refs                    20170998                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    789458                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               31252979                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19476366                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2003                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2314185                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1375428                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74482827                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19381540                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1612223                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62268800                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                218682                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             27271806                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1890002                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             27615440                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       695015                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          187961                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1310                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3603                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10127455                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       684831                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3603                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       890190                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1106956                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45290742                       # num instructions consuming a value
system.cpu1.iew.wb_count                     55531451                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733526                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 33221927                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.411944                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      55809222                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80082144                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42377212                       # number of integer regfile writes
system.cpu1.ipc                              0.268256                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.268256                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1625      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             42884570     67.13%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1556      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20104829     31.47%     98.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             888283      1.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63881023                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1119412                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017523                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171995     15.36%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                947304     84.63%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  113      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64998810                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         263857233                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55531451                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        112806529                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  74479375                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63881023                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               3452                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38320109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           358155                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           534                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25724439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    134617620                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.474537                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.029455                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          100039981     74.31%     74.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19083283     14.18%     88.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8521585      6.33%     94.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2909070      2.16%     96.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2504485      1.86%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             814016      0.60%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             423093      0.31%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             176074      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             146033      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      134617620                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.473883                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3486998                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          387998                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19476366                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1375428                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    322                       # number of misc regfile reads
system.cpu1.numCycles                       134803294                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   406480208                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               62728238                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27080539                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1709125                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15080091                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12392584                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               136807                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            108667748                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              80733514                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61521640                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39817374                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1203997                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1890002                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15065600                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                34441101                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       108667748                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         36315                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1522                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7498763                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1494                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   200913927                       # The number of ROB reads
system.cpu1.rob.rob_writes                  156284774                       # The number of ROB writes
system.cpu1.timesIdled                           2775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.433827                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6840919                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6879871                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1027460                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12271585                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2916                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9448                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6532                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13338764                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          337                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           628                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1026622                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5716887                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1303262                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2972                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22656271                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            24672330                       # Number of instructions committed
system.cpu2.commit.committedOps              24673273                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     75569647                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.326497                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.256461                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     67032532     88.70%     88.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3859953      5.11%     93.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1884481      2.49%     96.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       525423      0.70%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       366133      0.48%     97.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       283380      0.37%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        40820      0.05%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       273663      0.36%     98.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1303262      1.72%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     75569647                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                4181                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24063670                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5713936                       # Number of loads committed
system.cpu2.commit.membars                       1343                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1343      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18236458     73.91%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             80      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             160      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5714564     23.16%     97.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        720668      2.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24673273                       # Class of committed instruction
system.cpu2.commit.refs                       6435232                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   24672330                       # Number of Instructions Simulated
system.cpu2.committedOps                     24673273                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.220537                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.220537                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             45937723                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  870                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5978180                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53021588                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7145568                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 23873382                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1032169                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2062                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1288574                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13338764                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  7678916                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70271253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               266272                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      61126972                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                2066014                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.167872                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7973156                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6843835                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.769298                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          79277416                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.771083                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.145342                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                43688505     55.11%     55.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20570943     25.95%     81.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9614384     12.13%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2835380      3.58%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1284880      1.62%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   16659      0.02%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1266241      1.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      38      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     386      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            79277416                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         180744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1115582                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8154264                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.480380                       # Inst execution rate
system.cpu2.iew.exec_refs                     9957208                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    819878                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               24573999                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11178072                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1924                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1402780                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1236212                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47204737                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9137330                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           913788                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             38170111                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                149095                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9815322                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1032169                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10067819                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        99866                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           56011                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          254                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         5215                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5464136                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       514916                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          5215                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       657336                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        458246                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 28888066                       # num instructions consuming a value
system.cpu2.iew.wb_count                     36514741                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.738782                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21341997                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.459547                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      36745036                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                49959063                       # number of integer regfile reads
system.cpu2.int_regfile_writes               27774000                       # number of integer regfile writes
system.cpu2.ipc                              0.310507                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.310507                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1686      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28719260     73.48%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1238      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  160      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9502842     24.31%     97.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             858713      2.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              39083899                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     215056                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005502                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  84989     39.52%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                130054     60.47%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   13      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39297269                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         157711658                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     36514741                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69741413                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47201258                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 39083899                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               3479                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22531464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            51388                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           507                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14636919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     79277416                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.493002                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.034869                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           58335027     73.58%     73.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10789996     13.61%     87.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5939129      7.49%     94.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1976817      2.49%     97.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1395854      1.76%     98.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             440277      0.56%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             202126      0.25%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              97883      0.12%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100307      0.13%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       79277416                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.491880                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2165438                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          460779                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11178072                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1236212                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    343                       # number of misc regfile reads
system.cpu2.numCycles                        79458160                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   461825107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               37909741                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             18237135                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1421124                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 8267816                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5758806                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               118354                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68852899                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50984682                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38498440                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 23681030                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1212231                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1032169                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8349135                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20261305                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68852899                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         37525                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1360                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4242901                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1347                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   121594538                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98371995                       # The number of ROB writes
system.cpu2.timesIdled                           2578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.603506                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4938293                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4957951                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           527191                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9196632                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              2934                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           6284                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3350                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10162412                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          351                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           540                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           526354                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5332519                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1344577                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           2839                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14851726                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            23099762                       # Number of instructions committed
system.cpu3.commit.committedOps              23100597                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     66910945                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.345244                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.323397                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     59360111     88.72%     88.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3295230      4.92%     93.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1625334      2.43%     96.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       477231      0.71%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       318741      0.48%     97.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       148580      0.22%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        39461      0.06%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       301680      0.45%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1344577      2.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     66910945                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                4273                       # Number of function calls committed.
system.cpu3.commit.int_insts                 22491221                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5213858                       # Number of loads committed
system.cpu3.commit.membars                       1193                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1193      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17132534     74.16%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             80      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             160      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5214398     22.57%     96.74% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        752232      3.26%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         23100597                       # Class of committed instruction
system.cpu3.commit.refs                       5966630                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   23099762                       # Number of Instructions Simulated
system.cpu3.committedOps                     23100597                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.002778                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.002778                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             46055121                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  857                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4406088                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              41023423                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4702978                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16592387                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                533504                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 2571                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1305844                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10162412                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5456116                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     63006723                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               121139                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      46345689                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1068682                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.146510                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5648758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4941227                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.668157                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          69189834                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.669867                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.105545                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                42577842     61.54%     61.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15043387     21.74%     83.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 7127305     10.30%     93.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2720233      3.93%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  712377      1.03%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   13464      0.02%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  994648      1.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      51      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     527      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69189834                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         173634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              589186                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6870384                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.462313                       # Inst execution rate
system.cpu3.iew.exec_refs                     8510833                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    828508                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               24189972                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8786787                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              1923                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           552864                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1151871                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           37877281                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              7682325                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           457444                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32067617                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                147664                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9778240                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                533504                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10053698                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        82363                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           26709                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         6780                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3572929                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       399099                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          6780                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       400925                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        188261                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24876648                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30749749                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.728316                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 18118068                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.443313                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30926425                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                42536635                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23230705                       # number of integer regfile writes
system.cpu3.ipc                              0.333025                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.333025                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1572      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23820458     73.24%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 773      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  160      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7862609     24.17%     97.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             839489      2.58%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              32525061                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     206904                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.006361                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  80212     38.77%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     38.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                126658     61.22%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   34      0.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32730393                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         134472134                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30749749                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52660744                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  37874040                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 32525061                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               3241                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14776684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            25274                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           402                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9887489                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     69189834                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.470084                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.045165                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           52504492     75.88%     75.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8174811     11.82%     87.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4690374      6.78%     94.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1753942      2.53%     97.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1287268      1.86%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             403481      0.58%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             186683      0.27%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89163      0.13%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              99620      0.14%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69189834                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.468908                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1456425                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          544053                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8786787                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1151871                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    379                       # number of misc regfile reads
system.cpu3.numCycles                        69363468                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   471919763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               37269671                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             17017550                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2077693                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5458355                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5929686                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               105133                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             54137221                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              39809400                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29832690                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 16848714                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1229386                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                533504                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9014845                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12815140                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        54137221                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         64745                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1473                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5136421                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1448                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   103516416                       # The number of ROB reads
system.cpu3.rob.rob_writes                   78186058                       # The number of ROB writes
system.cpu3.timesIdled                           2529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12103230                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23571716                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1221700                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       430051                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13623027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6031196                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27745528                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6461247                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12011144                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525030                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10947511                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7073                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1069                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79887                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12011146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35662618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35662618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    807419648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               807419648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4133                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12099175                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12099175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12099175                       # Request fanout histogram
system.membus.respLayer1.occupancy        63845325750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29598660509                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                472                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          237                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    974554791.139241                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2438590674.106178                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          237    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        70500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   7629770500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            237                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39728960500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 230969485500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7675692                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7675692                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7675692                       # number of overall hits
system.cpu2.icache.overall_hits::total        7675692                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3224                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3224                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3224                       # number of overall misses
system.cpu2.icache.overall_misses::total         3224                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    184514500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    184514500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    184514500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    184514500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7678916                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7678916                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7678916                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7678916                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000420                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000420                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000420                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000420                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 57231.544665                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57231.544665                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 57231.544665                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57231.544665                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2885                       # number of writebacks
system.cpu2.icache.writebacks::total             2885                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          339                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          339                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          339                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          339                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2885                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2885                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2885                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2885                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    163780500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    163780500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    163780500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    163780500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 56769.670711                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56769.670711                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 56769.670711                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56769.670711                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2885                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7675692                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7675692                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3224                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3224                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    184514500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    184514500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7678916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7678916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000420                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000420                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 57231.544665                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57231.544665                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          339                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          339                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2885                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2885                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    163780500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    163780500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 56769.670711                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56769.670711                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7682876                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2917                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2633.827905                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15360717                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15360717                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7008742                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7008742                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7008742                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7008742                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2123269                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2123269                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2123269                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2123269                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 174763924491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 174763924491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 174763924491                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 174763924491                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      9132011                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9132011                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      9132011                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9132011                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.232508                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.232508                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.232508                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.232508                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82308.894677                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82308.894677                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82308.894677                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82308.894677                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7543468                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        42106                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           106637                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            484                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.739687                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.995868                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       622873                       # number of writebacks
system.cpu2.dcache.writebacks::total           622873                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1496262                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1496262                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1496262                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1496262                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       627007                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       627007                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       627007                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       627007                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  63170099992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  63170099992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  63170099992                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  63170099992                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.068660                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.068660                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.068660                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.068660                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 100748.635967                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100748.635967                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 100748.635967                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100748.635967                       # average overall mshr miss latency
system.cpu2.dcache.replacements                622869                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6587529                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6587529                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1824472                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1824472                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 145617600500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 145617600500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8412001                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8412001                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.216889                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.216889                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79813.557292                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79813.557292                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1218537                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1218537                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       605935                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       605935                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60568980500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60568980500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.072032                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.072032                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 99959.534439                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99959.534439                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       421213                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        421213                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       298797                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       298797                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  29146323991                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29146323991                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       720010                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       720010                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.414990                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.414990                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97545.571043                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97545.571043                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277725                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277725                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        21072                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        21072                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2601119492                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2601119492                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.029266                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029266                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123439.611427                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123439.611427                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          636                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          636                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          259                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          259                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      9104000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      9104000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.289385                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.289385                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 35150.579151                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35150.579151                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          104                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          155                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          155                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       843000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       843000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.173184                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.173184                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5438.709677                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5438.709677                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          344                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          296                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          296                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1288500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1288500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          640                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          640                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.462500                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.462500                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4353.040541                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4353.040541                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          295                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          295                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1048500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1048500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.460938                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.460938                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  3554.237288                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3554.237288                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       887000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       887000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       832000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       832000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          170                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            170                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          458                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          458                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2291500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2291500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          628                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          628                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.729299                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.729299                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5003.275109                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5003.275109                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          458                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          458                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1833500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1833500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.729299                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.729299                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4003.275109                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4003.275109                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.330286                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7641091                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           626196                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.202395                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.330286                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.854071                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.854071                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18894515                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18894515                       # Number of data accesses
system.cpu3.numPwrStateTransitions                408                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          205                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1151301531.707317                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2683353416.966172                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          205    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8001178000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            205                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34681632000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 236016814000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5452938                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5452938                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5452938                       # number of overall hits
system.cpu3.icache.overall_hits::total        5452938                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3178                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3178                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3178                       # number of overall misses
system.cpu3.icache.overall_misses::total         3178                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    177166999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    177166999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    177166999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    177166999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5456116                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5456116                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5456116                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5456116                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000582                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000582                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000582                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000582                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 55747.954374                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55747.954374                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 55747.954374                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55747.954374                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    32.600000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2817                       # number of writebacks
system.cpu3.icache.writebacks::total             2817                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          361                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          361                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          361                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          361                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2817                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2817                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2817                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2817                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    157350999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    157350999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    157350999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    157350999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000516                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000516                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000516                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000516                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 55857.649627                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55857.649627                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 55857.649627                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55857.649627                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2817                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5452938                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5452938                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3178                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3178                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    177166999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    177166999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5456116                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5456116                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000582                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000582                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 55747.954374                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55747.954374                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          361                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          361                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2817                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2817                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    157350999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    157350999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 55857.649627                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55857.649627                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5526518                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2849                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1939.809758                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10915049                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10915049                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5738763                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5738763                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5738763                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5738763                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2021324                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2021324                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2021324                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2021324                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 168143918492                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 168143918492                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 168143918492                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 168143918492                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7760087                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7760087                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7760087                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7760087                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.260477                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.260477                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.260477                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.260477                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83185.040346                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83185.040346                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83185.040346                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83185.040346                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5953079                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        44807                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            86037                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            577                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    69.192080                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    77.655113                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       528362                       # number of writebacks
system.cpu3.dcache.writebacks::total           528362                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1479114                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1479114                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1479114                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1479114                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       542210                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       542210                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       542210                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       542210                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  54315312995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  54315312995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  54315312995                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  54315312995                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.069872                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.069872                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.069872                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.069872                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 100173.941821                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100173.941821                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 100173.941821                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100173.941821                       # average overall mshr miss latency
system.cpu3.dcache.replacements                528362                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5285503                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5285503                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1723079                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1723079                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 138711585000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 138711585000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      7008582                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7008582                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.245853                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.245853                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 80502.162118                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80502.162118                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1201134                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1201134                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       521945                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       521945                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  51699944000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51699944000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.074472                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.074472                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 99052.474878                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99052.474878                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       453260                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        453260                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       298245                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       298245                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29432333492                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29432333492                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       751505                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       751505                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.396864                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.396864                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98685.086060                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98685.086060                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       277980                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       277980                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        20265                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20265                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2615368995                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2615368995                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.026966                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026966                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129058.425611                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129058.425611                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          668                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          668                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          256                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          256                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     10268000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     10268000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.277056                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.277056                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 40109.375000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 40109.375000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          143                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          113                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1423000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1423000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.122294                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.122294                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12592.920354                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12592.920354                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          413                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          413                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          302                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          302                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2109500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2109500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          715                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          715                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.422378                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.422378                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6985.099338                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6985.099338                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          302                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          302                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1834500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1834500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.422378                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.422378                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6074.503311                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6074.503311                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       444500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       444500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       417500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       417500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          227                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            227                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          313                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          313                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      1574500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      1574500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          540                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          540                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.579630                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.579630                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5030.351438                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5030.351438                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          313                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          313                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1261500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1261500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.579630                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.579630                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4030.351438                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4030.351438                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.468654                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6287473                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           541904                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.602559                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.468654                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.827145                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.827145                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         16066411                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        16066411                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 60                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           30                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    157052266.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   149303187.731561                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           30    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    295497000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             30                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   265986878000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4711568000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     54158011                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        54158011                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     54158011                       # number of overall hits
system.cpu0.icache.overall_hits::total       54158011                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16516                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16516                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16516                       # number of overall misses
system.cpu0.icache.overall_misses::total        16516                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1196557000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1196557000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1196557000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1196557000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     54174527                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     54174527                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     54174527                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     54174527                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000305                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000305                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000305                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000305                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72448.353112                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72448.353112                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72448.353112                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72448.353112                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1494                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15144                       # number of writebacks
system.cpu0.icache.writebacks::total            15144                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1371                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1371                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1371                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1371                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15145                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15145                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15145                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15145                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1096060000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1096060000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1096060000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1096060000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000280                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000280                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72371.079564                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72371.079564                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72371.079564                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72371.079564                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15144                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     54158011                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       54158011                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16516                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16516                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1196557000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1196557000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     54174527                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     54174527                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000305                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000305                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72448.353112                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72448.353112                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1371                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1371                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15145                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15145                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1096060000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1096060000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72371.079564                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72371.079564                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           54173496                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15176                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3569.682130                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        108364198                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       108364198                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38015248                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38015248                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38015248                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38015248                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20199377                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20199377                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20199377                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20199377                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1363265796031                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1363265796031                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1363265796031                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1363265796031                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58214625                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58214625                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58214625                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58214625                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.346981                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.346981                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.346981                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.346981                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67490.487258                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67490.487258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67490.487258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67490.487258                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    338517309                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        83793                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8357894                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1751                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.502704                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    47.854369                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11013803                       # number of writebacks
system.cpu0.dcache.writebacks::total         11013803                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9181186                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9181186                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9181186                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9181186                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11018191                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11018191                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11018191                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11018191                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 866521288814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 866521288814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 866521288814                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 866521288814                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.189268                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.189268                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.189268                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.189268                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78644.605890                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78644.605890                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78644.605890                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78644.605890                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11013801                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     37579270                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       37579270                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19885482                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19885482                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1333498277500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1333498277500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     57464752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57464752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.346047                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.346047                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67058.886352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67058.886352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8894711                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8894711                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10990771                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10990771                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 863589095000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 863589095000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.191261                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.191261                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78574.023151                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78574.023151                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       435978                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        435978                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       313895                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       313895                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29767518531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29767518531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       749873                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       749873                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.418598                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.418598                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 94832.726010                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94832.726010                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       286475                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       286475                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        27420                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        27420                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2932193814                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2932193814                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036566                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036566                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 106936.317068                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106936.317068                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          672                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          672                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          489                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          489                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10410500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10410500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.421189                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.421189                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21289.366053                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21289.366053                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          471                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          471                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015504                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015504                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        13250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          514                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          514                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          495                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          495                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      4221000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4221000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.490585                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.490585                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8527.272727                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8527.272727                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          493                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          493                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3728000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3728000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.488603                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.488603                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7561.866126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7561.866126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       512500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       512500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          772                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          772                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.147668                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.147668                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4495.614035                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4495.614035                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          114                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          114                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       398500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       398500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.147668                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.147668                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3495.614035                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3495.614035                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950490                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49040933                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11015283                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.452081                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950490                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998453                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998453                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        127450385                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       127450385                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2370                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1394624                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1333                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              231565                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1289                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               63581                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               40863                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1736962                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2370                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1394624                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1333                       # number of overall hits
system.l2.overall_hits::.cpu1.data             231565                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1289                       # number of overall hits
system.l2.overall_hits::.cpu2.data              63581                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1337                       # number of overall hits
system.l2.overall_hits::.cpu3.data              40863                       # number of overall hits
system.l2.overall_hits::total                 1736962                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             12775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9615656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1527                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1430777                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1596                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            559120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1480                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            489993                       # number of demand (read+write) misses
system.l2.demand_misses::total               12112924                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            12775                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9615656                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1527                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1430777                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1596                       # number of overall misses
system.l2.overall_misses::.cpu2.data           559120                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1480                       # number of overall misses
system.l2.overall_misses::.cpu3.data           489993                       # number of overall misses
system.l2.overall_misses::total              12112924                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1045717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 829210773000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    133776000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 148160311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    143670500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  61201273500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    136674500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52788841500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1092821037500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1045717000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 829210773000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    133776000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 148160311500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    143670500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  61201273500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    136674500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52788841500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1092821037500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11010280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1662342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          622701                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          530856                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13849886                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11010280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1662342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         622701                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         530856                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13849886                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.843513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.873334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.533916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.860700                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.553206                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.897895                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.525382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.923024                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.874587                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.843513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.873334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.533916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.860700                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.553206                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.897895                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.525382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.923024                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874587                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81856.516634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86235.486482                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87607.072692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103552.343587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90019.110276                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109459.996960                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92347.635135                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107733.868647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90219.424930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81856.516634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86235.486482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87607.072692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103552.343587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90019.110276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109459.996960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92347.635135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107733.868647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90219.424930                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              525030                       # number of writebacks
system.l2.writebacks::total                    525030                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           6487                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            442                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2044                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           4073                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               22018                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          6487                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           442                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2044                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          4073                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              22018                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9609169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1422436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       557076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       485920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12090906                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9609169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1422436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       557076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       485920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12090906                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    917008500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 732733547528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     99941000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 133443485519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    103536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  55499868516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    105540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  47679234015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 970582161578                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    917008500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 732733547528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     99941000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 133443485519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    103536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  55499868516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    105540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  47679234015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 970582161578                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.841994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.872745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.414685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.855682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.400000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.894612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.430600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.915352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.872997                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.841994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.872745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.414685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.855682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.400000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.894612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.430600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.915352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.872997                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71910.955144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76253.581088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84267.284992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93813.349436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89719.670711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99627.103871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87007.419621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 98121.571483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80273.733133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71910.955144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76253.581088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84267.284992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93813.349436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89719.670711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99627.103871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87007.419621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 98121.571483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80273.733133                       # average overall mshr miss latency
system.l2.replacements                       17859760                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       603977                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           603977                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       603977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       603977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12316450                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12316450                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12316450                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12316450                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             740                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           10947                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             289                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             105                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12081                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1539                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1899                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           491                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           135                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4064                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     41314500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     47487500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     10011500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2277500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    101091000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2279                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12846                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          780                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          240                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            16145                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.675296                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.147828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.629487                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.562500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.251719                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26845.029240                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 25006.582412                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 20390.020367                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 16870.370370                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 24874.753937                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1538                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1893                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          489                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4055                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     30866000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     37914000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      9934999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2720000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     81434999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.674857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.147361                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.626923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.562500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.251161                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20068.920676                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20028.526149                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20316.971370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20148.148148                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20082.613810                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            91                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                191                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          135                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            262                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.325926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.116279                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.074074                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.350877                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.270992                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       888000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       421499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1450999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.325926                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.116279                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.074074                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.350877                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.270992                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20181.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21074.950000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20436.605634                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             2027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1370                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              752                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4675                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          22320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79761                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2796801500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2516382500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2535669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2567664000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10416517500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        24347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        20524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.916745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.933249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.962188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.973268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 125304.726703                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131376.344367                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132507.812500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134074.669730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130596.626171                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        22320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79761                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2573601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2324842500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2344309500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2376154000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9618907500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.916745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.933249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.962188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.973268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.944633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 115304.726703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121376.344367                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 122507.812500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124074.669730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120596.626171                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1333                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1289                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6329                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        12775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1045717000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    133776000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    143670500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    136674500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1459838000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.843513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.533916                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.553206                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.525382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.733032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81856.516634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87607.072692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90019.110276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92347.635135                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84004.948786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          341                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          442                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          267                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1073                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1154                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1213                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    917008500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     99941000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    103536500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    105540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1226026000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.841994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.414685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.400000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.430600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.687772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71910.955144                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84267.284992                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89719.670711                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87007.419621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75193.253603                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1392597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       230195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        62829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        40337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1725958                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9593336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1411623                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       539984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       470842                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12015785                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 826413971500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 145643929000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58665604000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  50221177500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1080944682000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10985933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1641818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       602813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13741743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.873238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.859793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.895774                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.921090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.874400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86144.587399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103174.805879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 108643.226466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106662.484443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89960.388106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         6487                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8341                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2044                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4073                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20945                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9586849                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1403282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       537940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       466769                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11994840                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 730159946028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 131118643019                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53155559016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  45303080015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 959737228078                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.872648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.854712                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.892383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.913122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.872876                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76162.662625                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93437.130255                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 98813.174361                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 97056.745446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80012.507718                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    26764087                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17859824                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.498564                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.020182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.092953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       42.257443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.107656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.133594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.006252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.371635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.250315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.660273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.048557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.021432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 875035600                       # Number of tag accesses
system.l2.tags.data_accesses                875035600                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        816128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     614986752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         75904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91035776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         73856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      35652864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         77632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31098880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          773817792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       816128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        75904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        73856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        77632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1043520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33601920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33601920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9609168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1422434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         557076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         485920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12090903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525030                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525030                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3014897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2271851801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           280401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        336299589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           272835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        131706940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           286784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        114883851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2858597097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3014897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       280401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       272835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       286784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3854917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124130450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124130450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124130450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3014897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2271851801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          280401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       336299589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          272835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       131706940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          286784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       114883851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2982727548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    512636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9565694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1411256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    553451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    482763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014824661750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31846                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31846                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22273516                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             482631                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12090904                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     525030                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12090904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   525030                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  61434                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12394                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            224403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            187998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            177121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            177514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2006529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2548285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1833545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1427804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1024922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            777687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           476303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           301195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           247894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           225911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           192112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           200247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             62276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22998                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 244267560750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60147350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            469820123250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20305.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39055.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8602273                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  434959                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12090904                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525030                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3205364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3376763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2438866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1324701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  540344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  399967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  281414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  189898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  122308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   75929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  42517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  21923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3504868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.022281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.684404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.010437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1690151     48.22%     48.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       857877     24.48%     72.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       314172      8.96%     81.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       155445      4.44%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        99090      2.83%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65073      1.86%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48786      1.39%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35432      1.01%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       238842      6.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3504868                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     377.738020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     86.275560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7956.972041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        31830     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31846                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.097092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.090656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.479303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30361     95.34%     95.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              348      1.09%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              806      2.53%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              226      0.71%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               81      0.25%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31846                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              769886080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3931776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32808192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               773817856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33601920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2844.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2858.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  270698531500                       # Total gap between requests
system.mem_ctrls.avgGap                      21456.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       816192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    612204416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        75904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     90320384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        73856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     35420864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        77632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     30896832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32808192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3015133.673874138389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2261573441.023743629456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 280400.575332449458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 333656824.908407509327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 272834.961158218095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 130849897.823203623295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 286784.062291957147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 114137456.112326562405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121198301.965870916843                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9609168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1422434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       557076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       485920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       525030                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    389020250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 334882816250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     50008500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  74447648500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     54944000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32403085000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     54681500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27537919250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6700815105000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30504.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34850.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42165.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52338.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47611.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58166.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45079.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     56671.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12762728.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10724908320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5700435345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24606374940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1191433680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      21368574240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     120408471810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2551595520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       186551793855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        689.149851                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5590028000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9039160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 256069258000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14299834920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7600538715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         61284040860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1484484480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      21368574240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     122718126060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        606623520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       229362222795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        847.297892                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    566466500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9039160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 261092819500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                442                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    915751849.099099                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2174258286.928364                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6483851500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    67401535500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 203296910500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15144526                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15144526                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15144526                       # number of overall hits
system.cpu1.icache.overall_hits::total       15144526                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3220                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3220                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3220                       # number of overall misses
system.cpu1.icache.overall_misses::total         3220                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    175314499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    175314499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    175314499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    175314499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15147746                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15147746                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15147746                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15147746                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000213                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000213                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000213                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000213                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54445.496584                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54445.496584                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54445.496584                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54445.496584                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2860                       # number of writebacks
system.cpu1.icache.writebacks::total             2860                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          360                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          360                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          360                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          360                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2860                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2860                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    154268999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    154268999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    154268999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    154268999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53940.209441                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53940.209441                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53940.209441                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53940.209441                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2860                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15144526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15144526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3220                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3220                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    175314499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    175314499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15147746                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15147746                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000213                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000213                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54445.496584                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54445.496584                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          360                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          360                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    154268999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    154268999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53940.209441                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53940.209441                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15252914                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2892                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5274.174965                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30298352                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30298352                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11073436                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11073436                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11073436                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11073436                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3653902                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3653902                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3653902                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3653902                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 280561355802                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 280561355802                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 280561355802                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 280561355802                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     14727338                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14727338                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     14727338                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14727338                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.248103                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.248103                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.248103                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.248103                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76784.039583                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76784.039583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76784.039583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76784.039583                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     40920530                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        20446                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           729871                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            342                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.065428                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.783626                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1662911                       # number of writebacks
system.cpu1.dcache.writebacks::total          1662911                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1974387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1974387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1974387                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1974387                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1679515                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1679515                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1679515                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1679515                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 154326138336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 154326138336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 154326138336                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 154326138336                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.114041                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.114041                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.114041                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.114041                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91887.323624                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91887.323624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91887.323624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91887.323624                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1662887                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10695904                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10695904                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3342130                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3342130                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 251443673500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 251443673500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14038034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14038034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.238077                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.238077                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75234.558051                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75234.558051                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1696504                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1696504                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1645626                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1645626                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 151546293000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 151546293000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.117226                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.117226                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92090.361358                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92090.361358                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       377532                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        377532                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       311772                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       311772                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29117682302                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29117682302                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       689304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       689304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.452300                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.452300                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 93394.154388                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93394.154388                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       277883                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       277883                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        33889                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        33889                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2779845336                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2779845336                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049164                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049164                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82027.954085                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82027.954085                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          709                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          709                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          246                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          246                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10769000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10769000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.257592                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.257592                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43776.422764                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43776.422764                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          129                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          129                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.135079                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.135079                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9914.728682                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9914.728682                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          396                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          396                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          300                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          300                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1552500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1552500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          696                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          696                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.431034                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.431034                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         5175                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         5175                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          297                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          297                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1300500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1300500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.426724                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.426724                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4378.787879                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4378.787879                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       763500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       763500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       718500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       718500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          186                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            186                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          397                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          397                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1800000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1800000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.680961                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.680961                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4534.005038                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4534.005038                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          397                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          397                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1403000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1403000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.680961                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.680961                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3534.005038                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3534.005038                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.161750                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12791471                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1666468                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.675798                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.161750                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911305                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911305                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31125583                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31125583                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270698446000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13788145                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1129007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13247665                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17334730                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           19151                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          20411                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          127                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85199                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85199                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23707                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13764441                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33045312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5018624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1874300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1602463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41611818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1938432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1409540992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       366080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    212816192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       369280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79716544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       360576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     67789568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1772897664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17887352                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35111552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31753645                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.267484                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.537936                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24309774     76.56%     76.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6767058     21.31%     97.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 364759      1.15%     99.02% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 251263      0.79%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  60736      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     55      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31753645                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27724547716                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         942003190                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4551501                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         816087469                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4365618                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16530447871                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22743430                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2512190903                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4462544                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
