0.6
2017.3
Oct  4 2017
20:11:37
D:/2/sl/single/single.sim/sim_1/synth/func/xsim/test_cpu_func_synth.v,1690282561,verilog,,,,glbl;test_cpu,,,,,,,,
