// Seed: 1711147780
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3
    , id_6,
    output id_4,
    input id_5
);
  assign id_4 = 1;
  assign id_1 = 1 | id_2;
endmodule
`timescale 1 ps / 1 ps
`define pp_6 0
