static inline struct ecap_pwm_chip *to_ecap_pwm_chip(struct pwm_chip *chip)\r\n{\r\nreturn container_of(chip, struct ecap_pwm_chip, chip);\r\n}\r\nstatic int ecap_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\r\nint duty_ns, int period_ns)\r\n{\r\nstruct ecap_pwm_chip *pc = to_ecap_pwm_chip(chip);\r\nunsigned long long c;\r\nunsigned long period_cycles, duty_cycles;\r\nunsigned int reg_val;\r\nif (period_ns > NSEC_PER_SEC)\r\nreturn -ERANGE;\r\nc = pc->clk_rate;\r\nc = c * period_ns;\r\ndo_div(c, NSEC_PER_SEC);\r\nperiod_cycles = (unsigned long)c;\r\nif (period_cycles < 1) {\r\nperiod_cycles = 1;\r\nduty_cycles = 1;\r\n} else {\r\nc = pc->clk_rate;\r\nc = c * duty_ns;\r\ndo_div(c, NSEC_PER_SEC);\r\nduty_cycles = (unsigned long)c;\r\n}\r\npm_runtime_get_sync(pc->chip.dev);\r\nreg_val = readw(pc->mmio_base + ECCTL2);\r\nreg_val |= ECCTL2_APWM_MODE | ECCTL2_SYNC_SEL_DISA;\r\nwritew(reg_val, pc->mmio_base + ECCTL2);\r\nif (!pwm_is_enabled(pwm)) {\r\nwritel(duty_cycles, pc->mmio_base + CAP2);\r\nwritel(period_cycles, pc->mmio_base + CAP1);\r\n} else {\r\nwritel(duty_cycles, pc->mmio_base + CAP4);\r\nwritel(period_cycles, pc->mmio_base + CAP3);\r\n}\r\nif (!pwm_is_enabled(pwm)) {\r\nreg_val = readw(pc->mmio_base + ECCTL2);\r\nreg_val &= ~ECCTL2_APWM_MODE;\r\nwritew(reg_val, pc->mmio_base + ECCTL2);\r\n}\r\npm_runtime_put_sync(pc->chip.dev);\r\nreturn 0;\r\n}\r\nstatic int ecap_pwm_set_polarity(struct pwm_chip *chip, struct pwm_device *pwm,\r\nenum pwm_polarity polarity)\r\n{\r\nstruct ecap_pwm_chip *pc = to_ecap_pwm_chip(chip);\r\nunsigned short reg_val;\r\npm_runtime_get_sync(pc->chip.dev);\r\nreg_val = readw(pc->mmio_base + ECCTL2);\r\nif (polarity == PWM_POLARITY_INVERSED)\r\nreg_val |= ECCTL2_APWM_POL_LOW;\r\nelse\r\nreg_val &= ~ECCTL2_APWM_POL_LOW;\r\nwritew(reg_val, pc->mmio_base + ECCTL2);\r\npm_runtime_put_sync(pc->chip.dev);\r\nreturn 0;\r\n}\r\nstatic int ecap_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct ecap_pwm_chip *pc = to_ecap_pwm_chip(chip);\r\nunsigned int reg_val;\r\npm_runtime_get_sync(pc->chip.dev);\r\nreg_val = readw(pc->mmio_base + ECCTL2);\r\nreg_val |= ECCTL2_TSCTR_FREERUN | ECCTL2_APWM_MODE;\r\nwritew(reg_val, pc->mmio_base + ECCTL2);\r\nreturn 0;\r\n}\r\nstatic void ecap_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct ecap_pwm_chip *pc = to_ecap_pwm_chip(chip);\r\nunsigned int reg_val;\r\nreg_val = readw(pc->mmio_base + ECCTL2);\r\nreg_val &= ~(ECCTL2_TSCTR_FREERUN | ECCTL2_APWM_MODE);\r\nwritew(reg_val, pc->mmio_base + ECCTL2);\r\npm_runtime_put_sync(pc->chip.dev);\r\n}\r\nstatic void ecap_pwm_free(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nif (pwm_is_enabled(pwm)) {\r\ndev_warn(chip->dev, "Removing PWM device without disabling\n");\r\npm_runtime_put_sync(chip->dev);\r\n}\r\n}\r\nstatic int ecap_pwm_probe(struct platform_device *pdev)\r\n{\r\nstruct device_node *np = pdev->dev.of_node;\r\nint ret;\r\nstruct resource *r;\r\nstruct clk *clk;\r\nstruct ecap_pwm_chip *pc;\r\npc = devm_kzalloc(&pdev->dev, sizeof(*pc), GFP_KERNEL);\r\nif (!pc)\r\nreturn -ENOMEM;\r\nclk = devm_clk_get(&pdev->dev, "fck");\r\nif (IS_ERR(clk)) {\r\nif (of_device_is_compatible(np, "ti,am33xx-ecap")) {\r\ndev_warn(&pdev->dev, "Binding is obsolete.\n");\r\nclk = devm_clk_get(pdev->dev.parent, "fck");\r\n}\r\n}\r\nif (IS_ERR(clk)) {\r\ndev_err(&pdev->dev, "failed to get clock\n");\r\nreturn PTR_ERR(clk);\r\n}\r\npc->clk_rate = clk_get_rate(clk);\r\nif (!pc->clk_rate) {\r\ndev_err(&pdev->dev, "failed to get clock rate\n");\r\nreturn -EINVAL;\r\n}\r\npc->chip.dev = &pdev->dev;\r\npc->chip.ops = &ecap_pwm_ops;\r\npc->chip.of_xlate = of_pwm_xlate_with_flags;\r\npc->chip.of_pwm_n_cells = 3;\r\npc->chip.base = -1;\r\npc->chip.npwm = 1;\r\nr = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\npc->mmio_base = devm_ioremap_resource(&pdev->dev, r);\r\nif (IS_ERR(pc->mmio_base))\r\nreturn PTR_ERR(pc->mmio_base);\r\nret = pwmchip_add(&pc->chip);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "pwmchip_add() failed: %d\n", ret);\r\nreturn ret;\r\n}\r\npm_runtime_enable(&pdev->dev);\r\nplatform_set_drvdata(pdev, pc);\r\nreturn 0;\r\n}\r\nstatic int ecap_pwm_remove(struct platform_device *pdev)\r\n{\r\nstruct ecap_pwm_chip *pc = platform_get_drvdata(pdev);\r\npm_runtime_disable(&pdev->dev);\r\nreturn pwmchip_remove(&pc->chip);\r\n}\r\nstatic void ecap_pwm_save_context(struct ecap_pwm_chip *pc)\r\n{\r\npm_runtime_get_sync(pc->chip.dev);\r\npc->ctx.ecctl2 = readw(pc->mmio_base + ECCTL2);\r\npc->ctx.cap4 = readl(pc->mmio_base + CAP4);\r\npc->ctx.cap3 = readl(pc->mmio_base + CAP3);\r\npm_runtime_put_sync(pc->chip.dev);\r\n}\r\nstatic void ecap_pwm_restore_context(struct ecap_pwm_chip *pc)\r\n{\r\nwritel(pc->ctx.cap3, pc->mmio_base + CAP3);\r\nwritel(pc->ctx.cap4, pc->mmio_base + CAP4);\r\nwritew(pc->ctx.ecctl2, pc->mmio_base + ECCTL2);\r\n}\r\nstatic int ecap_pwm_suspend(struct device *dev)\r\n{\r\nstruct ecap_pwm_chip *pc = dev_get_drvdata(dev);\r\nstruct pwm_device *pwm = pc->chip.pwms;\r\necap_pwm_save_context(pc);\r\nif (pwm_is_enabled(pwm))\r\npm_runtime_put_sync(dev);\r\nreturn 0;\r\n}\r\nstatic int ecap_pwm_resume(struct device *dev)\r\n{\r\nstruct ecap_pwm_chip *pc = dev_get_drvdata(dev);\r\nstruct pwm_device *pwm = pc->chip.pwms;\r\nif (pwm_is_enabled(pwm))\r\npm_runtime_get_sync(dev);\r\necap_pwm_restore_context(pc);\r\nreturn 0;\r\n}
