m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/simulation/modelsim
T_opt
!s110 1674569337
Vc8nhHZE:gK8:EZGlee0;E2
04 17 4 work edge_detection_tb fast 0
=1-d8d09004504f-63cfe678-3d6-3610
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.5;63
vedge_detection
!s110 1674569333
!i10b 1
!s100 RHBc^nd5oi=DL`]gFSV?H2
Igz`zgPM@22mj?`3ELUa2>2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1674565711
8D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/edge_detection.v
FD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/edge_detection.v
L0 1
Z3 OL;L;10.5;63
r1
!s85 0
31
!s108 1674569333.000000
!s107 D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/edge_detection.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl|D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/edge_detection.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 !s92 -vlog01compat -work work +incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vedge_detection_tb
Z6 !s110 1674569336
!i10b 1
!s100 18o`487]@;H^o>2PIX1k92
IzL^oH=@YDU8RhfAll8:h13
R2
R0
w1674558653
8D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/../Sim/edge_detection_tb.v
FD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/../Sim/edge_detection_tb.v
L0 2
R3
r1
!s85 0
31
Z7 !s108 1674569336.000000
!s107 D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/../Sim/edge_detection_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/../Sim|D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/../Sim/edge_detection_tb.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vfifo_ip
Z8 !s110 1674569335
!i10b 1
!s100 Q:ZdFoo]Z;HJhN3jPfOiH0
I90IaKD;`9=<6e7B=UJbBb3
R2
R0
w1674491807
8D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/fifo/fifo_ip.v
FD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/fifo/fifo_ip.v
Z9 L0 39
R3
r1
!s85 0
31
Z10 !s108 1674569335.000000
!s107 D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/fifo/fifo_ip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/fifo|D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/fifo/fifo_ip.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/fifo -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vpll_ip
R8
!i10b 1
!s100 OK4@H=4^0i?U@k17z1RPC2
IA^[FoS:c5T40JdoF6MgRh0
R2
R0
w1674542286
8D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/pll/pll_ip.v
FD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/pll/pll_ip.v
R9
R3
r1
!s85 0
31
R10
!s107 D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/pll/pll_ip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/pll|D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/pll/pll_ip.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/pll -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vpll_ip_altpll
R6
!i10b 1
!s100 @fUJoTNjJajmhQWXCG9nH1
I`TkK39^eDj9Wha7WXiMEK0
R2
R0
w1674544825
8D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/db/pll_ip_altpll.v
FD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/db/pll_ip_altpll.v
L0 29
R3
r1
!s85 0
31
R7
!s107 D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/db/pll_ip_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/db|D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/db/pll_ip_altpll.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vram_ip
R8
!i10b 1
!s100 ZU`8UVX>bmUCOo0cRd4Q31
ID1UHNz?EjOW3E0GLFMDHP3
R2
R0
w1674491982
8D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/ram/ram_ip.v
FD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/ram/ram_ip.v
R9
R3
r1
!s85 0
31
R10
!s107 D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/ram/ram_ip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/ram|D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/ram/ram_ip.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Prj/ip_core/ram -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vsobel_algorithm
Z11 !s110 1674569334
!i10b 1
!s100 _VGMPo==i=Yc82Ig2CE_V1
IQ<B7I=jBA3?3?T54cT:`A0
R2
R0
w1674569263
8D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/sobel_algorithm.v
FD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/sobel_algorithm.v
L0 1
R3
r1
!s85 0
31
Z12 !s108 1674569334.000000
!s107 D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/sobel_algorithm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl|D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/sobel_algorithm.v|
!i113 0
R4
R5
R1
vuart_rx
R8
!i10b 1
!s100 0nPoHG6g7d4>S`4ESkcPV3
Id5=J;9QE]483H]<R2JFdf2
R2
R0
w1657277864
8D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/uart_rx.v
FD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/uart_rx.v
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl|D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/uart_rx.v|
!i113 0
R4
R5
R1
vuart_tx
R11
!i10b 1
!s100 >Z]Tg56hOgB8KO;U=4dHj2
IX]aIEFeBFUVAXNI9A^aIT1
R2
R0
w1657813165
8D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/uart_tx.v
FD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/uart_tx.v
L0 1
R3
r1
!s85 0
31
R12
!s107 D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/uart_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl|D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/uart_tx.v|
!i113 0
R4
R5
R1
vvga_ctrl
R11
!i10b 1
!s100 87`GO03QHJ^?Pg:bI8GoQ3
IhbbPXNj0PN>4?^f3K;D6F3
R2
R0
w1674193884
8D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/vga_ctrl.v
FD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/vga_ctrl.v
L0 1
R3
r1
!s85 0
31
R12
!s107 D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl|D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/vga_ctrl.v|
!i113 0
R4
R5
R1
vvga_pic
R11
!i10b 1
!s100 CKeKaKI2c[Q1Ib213<3h`3
I6d?dhnk6RTa1eT2hzU6ZR2
R2
R0
w1674553789
8D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/vga_pic.v
FD:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/vga_pic.v
L0 1
R3
r1
!s85 0
31
R12
!s107 D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/vga_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl|D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection/Rtl/vga_pic.v|
!i113 0
R4
R5
R1
