
---------- Begin Simulation Statistics ----------
final_tick                                 4949366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54610                       # Simulator instruction rate (inst/s)
host_mem_usage                                 892524                       # Number of bytes of host memory used
host_op_rate                                    54607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.30                       # Real time elapsed on the host
host_tick_rate                               28986769                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      180577                       # Number of instructions simulated
sim_ops                                        180577                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000095                       # Number of seconds simulated
sim_ticks                                    95855000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            66.558195                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                   6136                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                9219                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               25                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted             9237                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              9                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               9                       # Number of indirect misses.
system.cpu0.branchPred.lookups                  11813                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.cpu0.commit.commit_stalls                   89                       # number of stalls in the commit stage due to insufficient credits
system.cpu0.cpi                              2.123175                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.123175                       # CPI: Total CPI of All Threads
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.iew.dep_stall_insts_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IntAlu        10209     37.18%     37.18% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IntMult        13147     47.89%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IntDiv            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatAdd            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatCmp            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatCvt            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMult            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatDiv            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMisc            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAdd            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAlu            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdCmp            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdCvt            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdMisc            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdMult            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShift            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdDiv            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAes            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::MemRead            0      0.00%     85.07% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::MemWrite         4096     14.92%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IprAccess            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::total        27452                       # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.iew_stalls_control              19918                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu0.iew.iew_stalls_dep                  27452                       # number of stalls in the iew stage due to dependency
system.cpu0.iew.iew_stalls_execbusy              1643                       # number of stalls in the iew stage due to exec stage being busy
system.cpu0.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu0.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu0.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::MemRead           36     25.17%     25.17% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::MemWrite          107     74.82%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IprAccess            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::total          143                       # Class of instruction blocking at head of ROB
system.cpu0.iew.robfull                           143                       # number of stalls in the iew stage due to rob being full
system.cpu0.ipc                              0.470992                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.470992                       # IPC: Total IPC of All Threads
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.late_vector.backpressure_stalls          118                       # number of stalls due to backpressure
system.cpu0.late_vector.mesh_input_stalls            0                       # number of stalls due to no input from mesh
system.cpu0.late_vector.pipe_input_stalls        50458                       # number of stalls due to no input from fetch
system.cpu0.late_vector.revec_stalls                0                       # number of stalls due to revec
system.cpu0.numCycles                           95855                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_committed_insts                 45147                       # Number of Instructions Simulated
system.cpu0.pwrStateResidencyTicks::ON     4949366000                       # Cumulative time (in ticks) in various power states
system.cpu0.vector.backpressure_stalls              0                       # number of stalls due to backpressure
system.cpu0.vector.mesh_input_stalls                0                       # number of stalls due to no input from mesh
system.cpu0.vector.pipe_input_stalls            50459                       # number of stalls due to no input from fetch
system.cpu0.vector.revec_stalls                     0                       # number of stalls due to revec
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               11790                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                1                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             9222                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              3                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               3                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  11790                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.commit.commit_stalls                    0                       # number of stalls in the commit stage due to insufficient credits
system.cpu1.cpi                              2.123457                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.123457                       # CPI: Total CPI of All Threads
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.iew.dep_stall_insts_0::No_OpClass            1      0.01%      0.01% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IntAlu         5796     65.35%     65.36% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IntMult         3072     34.63%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IntDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatCvt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMult            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMisc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdCvt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdMisc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdMult            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShift            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAes            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::MemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::MemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IprAccess            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::total         8869                       # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.iew_stalls_control               4056                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu1.iew.iew_stalls_dep                   8869                       # number of stalls in the iew stage due to dependency
system.cpu1.iew.iew_stalls_execbusy              1530                       # number of stalls in the iew stage due to exec stage being busy
system.cpu1.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu1.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu1.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::MemRead            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::MemWrite           23    100.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IprAccess            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::total           23                       # Class of instruction blocking at head of ROB
system.cpu1.iew.robfull                            23                       # number of stalls in the iew stage due to rob being full
system.cpu1.ipc                              0.470930                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.470930                       # IPC: Total IPC of All Threads
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.late_vector.backpressure_stalls            0                       # number of stalls due to backpressure
system.cpu1.late_vector.mesh_input_stalls            0                       # number of stalls due to no input from mesh
system.cpu1.late_vector.pipe_input_stalls        50486                       # number of stalls due to no input from fetch
system.cpu1.late_vector.revec_stalls                0                       # number of stalls due to revec
system.cpu1.numCycles                           95855                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_committed_insts                 45141                       # Number of Instructions Simulated
system.cpu1.pwrStateResidencyTicks::ON     4949366000                       # Cumulative time (in ticks) in various power states
system.cpu1.vector.backpressure_stalls              0                       # number of stalls due to backpressure
system.cpu1.vector.mesh_input_stalls            49941                       # number of stalls due to no input from mesh
system.cpu1.vector.pipe_input_stalls                0                       # number of stalls due to no input from fetch
system.cpu1.vector.revec_stalls                     0                       # number of stalls due to revec
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups               11791                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                1                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted             9222                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              3                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               3                       # Number of indirect misses.
system.cpu2.branchPred.lookups                  11791                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.commit_stalls                    0                       # number of stalls in the commit stage due to insufficient credits
system.cpu2.cpi                              2.123128                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.123128                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.iew.dep_stall_insts_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IntAlu         5761     65.22%     65.22% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IntMult         3072     34.77%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IntDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatCvt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMult            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMisc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdCvt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdMisc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdMult            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShift            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAes            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::MemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::MemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IprAccess            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::total         8833                       # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.iew_stalls_control               4056                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu2.iew.iew_stalls_dep                   8833                       # number of stalls in the iew stage due to dependency
system.cpu2.iew.iew_stalls_execbusy              1530                       # number of stalls in the iew stage due to exec stage being busy
system.cpu2.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu2.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu2.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::MemRead            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::MemWrite           15    100.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IprAccess            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::total           15                       # Class of instruction blocking at head of ROB
system.cpu2.iew.robfull                            15                       # number of stalls in the iew stage due to rob being full
system.cpu2.ipc                              0.471003                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.471003                       # IPC: Total IPC of All Threads
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.late_vector.backpressure_stalls            0                       # number of stalls due to backpressure
system.cpu2.late_vector.mesh_input_stalls            0                       # number of stalls due to no input from mesh
system.cpu2.late_vector.pipe_input_stalls        50497                       # number of stalls due to no input from fetch
system.cpu2.late_vector.revec_stalls                0                       # number of stalls due to revec
system.cpu2.numCycles                           95855                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_committed_insts                 45148                       # Number of Instructions Simulated
system.cpu2.pwrStateResidencyTicks::ON     4949366000                       # Cumulative time (in ticks) in various power states
system.cpu2.vector.backpressure_stalls              0                       # number of stalls due to backpressure
system.cpu2.vector.mesh_input_stalls            49968                       # number of stalls due to no input from mesh
system.cpu2.vector.pipe_input_stalls                0                       # number of stalls due to no input from fetch
system.cpu2.vector.revec_stalls                     0                       # number of stalls due to revec
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups               11787                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                1                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             9222                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              3                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               3                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  11790                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.commit_stalls                    0                       # number of stalls in the commit stage due to insufficient credits
system.cpu3.cpi                              2.123457                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.123457                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.iew.dep_stall_insts_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IntAlu         5779     65.29%     65.29% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IntMult         3072     34.70%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IntDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatCvt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMult            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMisc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdCvt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdMisc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdMult            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShift            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAes            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::MemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::MemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IprAccess            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::total         8851                       # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.iew_stalls_control               4056                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu3.iew.iew_stalls_dep                   8851                       # number of stalls in the iew stage due to dependency
system.cpu3.iew.iew_stalls_execbusy              1530                       # number of stalls in the iew stage due to exec stage being busy
system.cpu3.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu3.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu3.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::MemRead            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::MemWrite           19    100.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IprAccess            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::total           19                       # Class of instruction blocking at head of ROB
system.cpu3.iew.robfull                            19                       # number of stalls in the iew stage due to rob being full
system.cpu3.ipc                              0.470930                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.470930                       # IPC: Total IPC of All Threads
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.late_vector.backpressure_stalls            0                       # number of stalls due to backpressure
system.cpu3.late_vector.mesh_input_stalls            0                       # number of stalls due to no input from mesh
system.cpu3.late_vector.pipe_input_stalls        50493                       # number of stalls due to no input from fetch
system.cpu3.late_vector.revec_stalls                0                       # number of stalls due to revec
system.cpu3.numCycles                           95855                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_committed_insts                 45141                       # Number of Instructions Simulated
system.cpu3.pwrStateResidencyTicks::ON     4949366000                       # Cumulative time (in ticks) in various power states
system.cpu3.vector.backpressure_stalls              0                       # number of stalls due to backpressure
system.cpu3.vector.mesh_input_stalls            50479                       # number of stalls due to no input from mesh
system.cpu3.vector.pipe_input_stalls                0                       # number of stalls due to no input from fetch
system.cpu3.vector.revec_stalls                     0                       # number of stalls due to revec
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.harness0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.harness1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.harness2.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.harness3.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.harness4.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.harness5.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.harness6.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.harness7.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.icaches0.L1cache.demand_accesses          5656                       # Number of cache demand accesses
system.icaches0.L1cache.demand_hits              5651                       # Number of cache demand hits
system.icaches0.L1cache.demand_misses               5                       # Number of cache demand misses
system.icaches0.mandatoryQueue.avg_buf_msgs     0.059005                       # Average number of messages in buffer
system.icaches0.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.icaches0.requestToNetwork.avg_buf_msgs     0.005007                       # Average number of messages in buffer
system.icaches0.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches0.responseFromNetwork.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.icaches0.responseFromNetwork.avg_stall_time 10008.043398                       # Average number of cycles messages are stalled in this MB
system.icaches0.sequencer.load_waiting_on_load            1                       # Number of times a load aliased with a pending load
system.icaches0.sequencer.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.icaches1.L1cache.demand_accesses             3                       # Number of cache demand accesses
system.icaches1.L1cache.demand_hits                 2                       # Number of cache demand hits
system.icaches1.L1cache.demand_misses               1                       # Number of cache demand misses
system.icaches1.mandatoryQueue.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.icaches1.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.icaches1.requestToNetwork.avg_buf_msgs     0.001178                       # Average number of messages in buffer
system.icaches1.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches1.responseFromNetwork.avg_buf_msgs     0.000020                       # Average number of messages in buffer
system.icaches1.responseFromNetwork.avg_stall_time 12003.400970                       # Average number of cycles messages are stalled in this MB
system.icaches1.sequencer.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.icaches2.L1cache.demand_accesses             3                       # Number of cache demand accesses
system.icaches2.L1cache.demand_hits                 2                       # Number of cache demand hits
system.icaches2.L1cache.demand_misses               1                       # Number of cache demand misses
system.icaches2.mandatoryQueue.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.icaches2.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches2.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.icaches2.requestToNetwork.avg_buf_msgs     0.001043                       # Average number of messages in buffer
system.icaches2.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches2.responseFromNetwork.avg_buf_msgs     0.000020                       # Average number of messages in buffer
system.icaches2.responseFromNetwork.avg_stall_time         8000                       # Average number of cycles messages are stalled in this MB
system.icaches2.sequencer.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.icaches3.L1cache.demand_accesses             3                       # Number of cache demand accesses
system.icaches3.L1cache.demand_hits                 2                       # Number of cache demand hits
system.icaches3.L1cache.demand_misses               1                       # Number of cache demand misses
system.icaches3.mandatoryQueue.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.icaches3.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches3.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.icaches3.requestToNetwork.avg_buf_msgs     0.001095                       # Average number of messages in buffer
system.icaches3.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches3.responseFromNetwork.avg_buf_msgs     0.000020                       # Average number of messages in buffer
system.icaches3.responseFromNetwork.avg_stall_time 10003.254916                       # Average number of cycles messages are stalled in this MB
system.icaches3.sequencer.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.l2_bus.pkt_count_system.l2_cntrls0.memory::system.mem_ctrl.port          680                       # Packet count per connected master and slave (bytes)
system.l2_bus.pkt_count_system.l2_cntrls1.memory::system.mem_ctrl.port          414                       # Packet count per connected master and slave (bytes)
system.l2_bus.pkt_count::total                   1094                       # Packet count per connected master and slave (bytes)
system.l2_bus.pkt_size_system.l2_cntrls0.memory::system.mem_ctrl.port        21760                       # Cumulative packet size per connected master and slave (bytes)
system.l2_bus.pkt_size_system.l2_cntrls1.memory::system.mem_ctrl.port        13248                       # Cumulative packet size per connected master and slave (bytes)
system.l2_bus.pkt_size::total                   35008                       # Cumulative packet size per connected master and slave (bytes)
system.l2_bus.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.l2_bus.reqLayer0.occupancy             1574864                       # Layer occupancy (ticks)
system.l2_bus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.l2_bus.respLayer0.occupancy            1088000                       # Layer occupancy (ticks)
system.l2_bus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2_bus.respLayer1.occupancy             623000                       # Layer occupancy (ticks)
system.l2_bus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.l2_bus.trans_dist::ReadReq                 291                       # Transaction distribution
system.l2_bus.trans_dist::ReadResp                291                       # Transaction distribution
system.l2_bus.trans_dist::WriteReq                256                       # Transaction distribution
system.l2_bus.trans_dist::WriteResp               256                       # Transaction distribution
system.l2_cntrls0.cacheMemory.demand_accesses         2115                       # Number of cache demand accesses
system.l2_cntrls0.cacheMemory.demand_hits         1928                       # Number of cache demand hits
system.l2_cntrls0.cacheMemory.demand_misses          187                       # Number of cache demand misses
system.l2_cntrls0.fully_busy_cycles              2232                       # cycles for which number of transistions == max transitions
system.l2_cntrls0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.l2_cntrls0.requestToLLC.avg_buf_msgs     0.321454                       # Average number of messages in buffer
system.l2_cntrls0.requestToLLC.avg_stall_time 31818.538189                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls0.requestToLLC.num_msg_stalls         1157                       # Number of times messages were stalled
system.l2_cntrls0.responseFromLLC.avg_buf_msgs     0.401836                       # Average number of messages in buffer
system.l2_cntrls0.responseFromLLC.avg_stall_time 10051.963809                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls0.responseFromMemory.avg_buf_msgs     0.004089                       # Average number of messages in buffer
system.l2_cntrls0.responseFromMemory.avg_stall_time  1201.856969                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls1.cacheMemory.demand_accesses         2069                       # Number of cache demand accesses
system.l2_cntrls1.cacheMemory.demand_hits         1965                       # Number of cache demand hits
system.l2_cntrls1.cacheMemory.demand_misses          104                       # Number of cache demand misses
system.l2_cntrls1.fully_busy_cycles              2159                       # cycles for which number of transistions == max transitions
system.l2_cntrls1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.l2_cntrls1.requestToLLC.avg_buf_msgs     0.192405                       # Average number of messages in buffer
system.l2_cntrls1.requestToLLC.avg_stall_time 25308.288380                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls1.requestToLLC.num_msg_stalls          669                       # Number of times messages were stalled
system.l2_cntrls1.responseFromLLC.avg_buf_msgs     0.315643                       # Average number of messages in buffer
system.l2_cntrls1.responseFromLLC.avg_stall_time  7526.774748                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls1.responseFromMemory.avg_buf_msgs     0.002295                       # Average number of messages in buffer
system.l2_cntrls1.responseFromMemory.avg_stall_time  1016.431067                       # Average number of cycles messages are stalled in this MB
system.mem_ctrl.bw_read::.l2_cntrls0        124855250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2_cntrls1         69438213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              194293464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2_cntrls0       227009545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2_cntrls1       138208752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             365218298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_write::.l2_cntrls0       102154295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.l2_cntrls1        68770538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             170924834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bytes_read::.l2_cntrls0         11968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2_cntrls1          6656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               18624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_written::.l2_cntrls0         9792                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::.l2_cntrls1         6592                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            16384                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.l2_cntrls0            187                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2_cntrls1            104                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  291                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.l2_cntrls0           153                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::.l2_cntrls1           103                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 256                       # Number of write requests responded to by this memory
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.average_flit_latency         10.778988                      
system.network.average_flit_network_latency     7.200823                      
system.network.average_flit_queueing_latency     3.578165                      
system.network.average_flit_vnet_latency |    7.001578                       |    7.984946                      
system.network.average_flit_vqueue_latency |    4.175713                       |    1.226523                      
system.network.average_hops                  2.100266                      
system.network.average_packet_latency       10.778988                      
system.network.average_packet_network_latency     7.200823                      
system.network.average_packet_queueing_latency     3.578165                      
system.network.average_packet_vnet_latency |    7.001578                       |    7.984946                      
system.network.average_packet_vqueue_latency |    4.175713                       |    1.226523                      
system.network.avg_link_utilization          0.883626                      
system.network.avg_vc_load               |    0.429513     48.60%     48.60% |    0.171884     19.45%     68.06% |    0.043044      4.87%     72.93% |    0.042971      4.86%     77.79% |    0.162516     18.39%     96.18% |    0.011642      1.31%     97.50% |    0.011058      1.25%     98.75% |    0.010995      1.24%    100.00%
system.network.avg_vc_load::total            0.883626                      
system.network.ext_in_link_utilization          20659                      
system.network.ext_links0.credit_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links0.credit_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links0.network_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links0.network_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.credit_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.credit_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.network_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.network_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.credit_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.credit_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.network_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.network_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.credit_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.credit_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.network_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.network_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.credit_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.credit_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.network_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.network_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.credit_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.credit_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.network_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.network_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.credit_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.credit_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.network_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.network_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.credit_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.credit_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.network_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.network_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.credit_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.credit_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.network_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.network_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.credit_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.credit_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.network_links0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.network_links1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.ext_out_link_utilization         20656                      
system.network.flit_network_latency      |      115316                       |       33417                      
system.network.flit_queueing_latency     |       68774                       |        5133                      
system.network.flits_injected            |       16470     79.72%     79.72% |        4189     20.27%     99.99%
system.network.flits_injected::total            20659                      
system.network.flits_received            |       16470     79.73%     79.73% |        4185     20.26%     99.99%
system.network.flits_received::total            20655                      
system.network.int_link_utilization             43385                      
system.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.netifs0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.netifs1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.netifs2.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.netifs3.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.netifs4.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.netifs5.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.netifs6.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.netifs7.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.netifs8.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.netifs9.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.packet_network_latency    |      115316                       |       33417                      
system.network.packet_queueing_latency   |       68774                       |        5133                      
system.network.packets_injected          |       16470     79.72%     79.72% |        4189     20.27%     99.99%
system.network.packets_injected::total          20659                      
system.network.packets_received          |       16470     79.73%     79.73% |        4185     20.26%     99.99%
system.network.packets_received::total          20655                      
system.network.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.routers0.buffer_reads             8263                      
system.network.routers0.buffer_writes            8263                      
system.network.routers0.crossbar_activity         8263                      
system.network.routers0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.routers0.sw_input_arbiter_activity         8263                      
system.network.routers0.sw_output_arbiter_activity         8263                      
system.network.routers1.buffer_reads             6199                      
system.network.routers1.buffer_writes            6199                      
system.network.routers1.crossbar_activity         6199                      
system.network.routers1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.routers1.sw_input_arbiter_activity         6199                      
system.network.routers1.sw_output_arbiter_activity         6199                      
system.network.routers2.buffer_reads            10357                      
system.network.routers2.buffer_writes           10357                      
system.network.routers2.crossbar_activity        10357                      
system.network.routers2.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.routers2.sw_input_arbiter_activity        10361                      
system.network.routers2.sw_output_arbiter_activity        10357                      
system.network.routers3.buffer_reads            10323                      
system.network.routers3.buffer_writes           10323                      
system.network.routers3.crossbar_activity        10323                      
system.network.routers3.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.routers3.sw_input_arbiter_activity        10323                      
system.network.routers3.sw_output_arbiter_activity        10323                      
system.network.routers4.buffer_reads            14485                      
system.network.routers4.buffer_writes           14485                      
system.network.routers4.crossbar_activity        14485                      
system.network.routers4.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.routers4.sw_input_arbiter_activity        14487                      
system.network.routers4.sw_output_arbiter_activity        14485                      
system.network.routers5.buffer_reads            14416                      
system.network.routers5.buffer_writes           14416                      
system.network.routers5.crossbar_activity        14416                      
system.network.routers5.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.network.routers5.sw_input_arbiter_activity        14416                      
system.network.routers5.sw_output_arbiter_activity        14416                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples         5669                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.301287                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.010512                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev     6.686251                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |        5657     99.78%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           4      0.07%     99.85% |           2      0.03%     99.89% |           6      0.10%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total         5669                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         5669                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.301287                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.010512                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     6.686251                      
system.ruby.IFETCH.hit_latency_hist_seqr |        5657     99.78%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           4      0.07%     99.85% |           2      0.03%     99.89% |           6      0.10%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.IFETCH.hit_latency_hist_seqr::total         5669                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.latency_hist_seqr::samples         5669                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.301287                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.010512                      
system.ruby.IFETCH.latency_hist_seqr::stdev     6.686251                      
system.ruby.IFETCH.latency_hist_seqr     |        5657     99.78%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           4      0.07%     99.85% |           2      0.03%     99.89% |           6      0.10%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.IFETCH.latency_hist_seqr::total         5669                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples         5669                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.301287                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.010512                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     6.686251                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |        5657     99.78%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           4      0.07%     99.85% |           2      0.03%     99.89% |           6      0.10%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total         5669                      
system.ruby.L1Cache_Controller.Data      |           6     50.00%     50.00% |           2     16.66%     66.66% |           2     16.66%     83.33% |           2     16.66%     99.99%
system.ruby.L1Cache_Controller.Data::total           12                      
system.ruby.L1Cache_Controller.Fetch     |        5656     99.84%     99.84% |           3      0.05%     99.89% |           3      0.05%     99.94% |           3      0.05%     99.99%
system.ruby.L1Cache_Controller.Fetch::total         5665                      
system.ruby.L1Cache_Controller.I.Data    |           6     50.00%     50.00% |           2     16.66%     66.66% |           2     16.66%     83.33% |           2     16.66%     99.99%
system.ruby.L1Cache_Controller.I.Data::total           12                      
system.ruby.L1Cache_Controller.I.Fetch   |           5     62.50%     62.50% |           1     12.50%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L1Cache_Controller.I.Fetch::total            8                      
system.ruby.L1Cache_Controller.Repl      |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Repl::total            6                      
system.ruby.L1Cache_Controller.V.Fetch   |        5651     99.89%     99.89% |           2      0.03%     99.92% |           2      0.03%     99.96% |           2      0.03%     99.99%
system.ruby.L1Cache_Controller.V.Fetch::total         5657                      
system.ruby.L1Cache_Controller.V.Repl    |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.V.Repl::total            6                      
system.ruby.L2Cache_Controller.I.READ    |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I.READ::total            7                      
system.ruby.L2Cache_Controller.I.VREAD0  |         177     63.66%     63.66% |         101     36.33%     99.99%
system.ruby.L2Cache_Controller.I.VREAD0::total          278                      
system.ruby.L2Cache_Controller.I.WRITE   |           3     50.00%     50.00% |           3     50.00%    100.00%
system.ruby.L2Cache_Controller.I.WRITE::total            6                      
system.ruby.L2Cache_Controller.IM.Memory_Data |           3     50.00%     50.00% |           3     50.00%    100.00%
system.ruby.L2Cache_Controller.IM.Memory_Data::total            6                      
system.ruby.L2Cache_Controller.IM.READ   |          17    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.READ::total           17                      
system.ruby.L2Cache_Controller.IV.Memory_Data |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IV.Memory_Data::total            7                      
system.ruby.L2Cache_Controller.IV.READ   |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IV.READ::total            3                      
system.ruby.L2Cache_Controller.IV.VData0 |         177     63.66%     63.66% |         101     36.33%     99.99%
system.ruby.L2Cache_Controller.IV.VData0::total          278                      
system.ruby.L2Cache_Controller.IV.VData1 |         354     63.66%     63.66% |         202     36.33%     99.99%
system.ruby.L2Cache_Controller.IV.VData1::total          556                      
system.ruby.L2Cache_Controller.IV.VData2 |         177     63.66%     63.66% |         101     36.33%     99.99%
system.ruby.L2Cache_Controller.IV.VData2::total          278                      
system.ruby.L2Cache_Controller.IV.VREAD0 |        1137     62.95%     62.95% |         669     37.04%     99.99%
system.ruby.L2Cache_Controller.IV.VREAD0::total         1806                      
system.ruby.L2Cache_Controller.M.READ    |          24     75.00%     75.00% |           8     25.00%    100.00%
system.ruby.L2Cache_Controller.M.READ::total           32                      
system.ruby.L2Cache_Controller.M.Repl    |         153     59.76%     59.76% |         103     40.23%    100.00%
system.ruby.L2Cache_Controller.M.Repl::total          256                      
system.ruby.L2Cache_Controller.M.VREAD0  |        1340     44.90%     44.90% |        1644     55.09%     99.99%
system.ruby.L2Cache_Controller.M.VREAD0::total         2984                      
system.ruby.L2Cache_Controller.M.VREAD1  |        2680     44.90%     44.90% |        3288     55.09%     99.99%
system.ruby.L2Cache_Controller.M.VREAD1::total         5968                      
system.ruby.L2Cache_Controller.M.VREAD2  |        1340     44.90%     44.90% |        1644     55.09%     99.99%
system.ruby.L2Cache_Controller.M.VREAD2::total         2984                      
system.ruby.L2Cache_Controller.M.WRITE   |          20     66.66%     66.66% |          10     33.33%     99.99%
system.ruby.L2Cache_Controller.M.WRITE::total           30                      
system.ruby.L2Cache_Controller.MI.Memory_Ack |         153     59.76%     59.76% |         103     40.23%    100.00%
system.ruby.L2Cache_Controller.MI.Memory_Ack::total          256                      
system.ruby.L2Cache_Controller.Memory_Ack |         153     59.76%     59.76% |         103     40.23%    100.00%
system.ruby.L2Cache_Controller.Memory_Ack::total          256                      
system.ruby.L2Cache_Controller.Memory_Data |          10     76.92%     76.92% |           3     23.07%     99.99%
system.ruby.L2Cache_Controller.Memory_Data::total           13                      
system.ruby.L2Cache_Controller.READ      |          64     88.88%     88.88% |           8     11.11%     99.99%
system.ruby.L2Cache_Controller.READ::total           72                      
system.ruby.L2Cache_Controller.Repl      |         184     63.88%     63.88% |         104     36.11%     99.99%
system.ruby.L2Cache_Controller.Repl::total          288                      
system.ruby.L2Cache_Controller.V.READ    |          13    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.V.READ::total           13                      
system.ruby.L2Cache_Controller.V.Repl    |          31     96.87%     96.87% |           1      3.12%    100.00%
system.ruby.L2Cache_Controller.V.Repl::total           32                      
system.ruby.L2Cache_Controller.V.VREAD0  |         531     63.66%     63.66% |         303     36.33%     99.99%
system.ruby.L2Cache_Controller.V.VREAD0::total          834                      
system.ruby.L2Cache_Controller.V.VREAD1  |        1062     63.66%     63.66% |         606     36.33%     99.99%
system.ruby.L2Cache_Controller.V.VREAD1::total         1668                      
system.ruby.L2Cache_Controller.V.VREAD2  |         531     63.66%     63.66% |         303     36.33%     99.99%
system.ruby.L2Cache_Controller.V.VREAD2::total          834                      
system.ruby.L2Cache_Controller.VData0    |         177     63.66%     63.66% |         101     36.33%     99.99%
system.ruby.L2Cache_Controller.VData0::total          278                      
system.ruby.L2Cache_Controller.VData1    |         354     63.66%     63.66% |         202     36.33%     99.99%
system.ruby.L2Cache_Controller.VData1::total          556                      
system.ruby.L2Cache_Controller.VData2    |         177     63.66%     63.66% |         101     36.33%     99.99%
system.ruby.L2Cache_Controller.VData2::total          278                      
system.ruby.L2Cache_Controller.VREAD0    |        3185     53.96%     53.96% |        2717     46.03%     99.99%
system.ruby.L2Cache_Controller.VREAD0::total         5902                      
system.ruby.L2Cache_Controller.VREAD1    |        3742     49.00%     49.00% |        3894     50.99%     99.99%
system.ruby.L2Cache_Controller.VREAD1::total         7636                      
system.ruby.L2Cache_Controller.VREAD2    |        1871     49.00%     49.00% |        1947     50.99%     99.99%
system.ruby.L2Cache_Controller.VREAD2::total         3818                      
system.ruby.L2Cache_Controller.WRITE     |          23     63.88%     63.88% |          13     36.11%     99.99%
system.ruby.L2Cache_Controller.WRITE::total           36                      
system.ruby.hit_latency_hist_seqr::bucket_size           32                      
system.ruby.hit_latency_hist_seqr::max_bucket          319                      
system.ruby.hit_latency_hist_seqr::samples         5669                      
system.ruby.hit_latency_hist_seqr::mean      1.301287                      
system.ruby.hit_latency_hist_seqr::gmean     1.010512                      
system.ruby.hit_latency_hist_seqr::stdev     6.686251                      
system.ruby.hit_latency_hist_seqr        |        5657     99.78%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           4      0.07%     99.85% |           2      0.03%     99.89% |           6      0.10%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.hit_latency_hist_seqr::total         5669                      
system.ruby.latency_hist_seqr::bucket_size           32                      
system.ruby.latency_hist_seqr::max_bucket          319                      
system.ruby.latency_hist_seqr::samples           5669                      
system.ruby.latency_hist_seqr::mean          1.301287                      
system.ruby.latency_hist_seqr::gmean         1.010512                      
system.ruby.latency_hist_seqr::stdev         6.686251                      
system.ruby.latency_hist_seqr            |        5657     99.78%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           4      0.07%     99.85% |           2      0.03%     99.89% |           6      0.10%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.latency_hist_seqr::total             5669                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         5665                      
system.ruby.outstanding_req_hist_seqr::mean     1.000176                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000122                      
system.ruby.outstanding_req_hist_seqr::stdev     0.013286                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        5664     99.98%     99.98% |           1      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.outstanding_req_hist_seqr::total         5665                      
system.ruby.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.ruby.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.scratchpads0.local_accesses               6144                       # Number of local accesses completed
system.scratchpads0.local_loads                  4096                       # Number of loads completed by the local core
system.scratchpads0.local_stores                 2048                       # Number of stores completed by the local core
system.scratchpads0.memReqBuffer.avg_buf_msgs     0.042950                       # Average number of messages in buffer
system.scratchpads0.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads0.memRespBuffer.avg_buf_msgs     0.042939                       # Average number of messages in buffer
system.scratchpads0.memRespBuffer.avg_stall_time 15202.910592                       # Average number of cycles messages are stalled in this MB
system.scratchpads0.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.scratchpads0.remote_accesses              4096                       # Number of remote accesses completed
system.scratchpads0.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads0.remote_stores                4096                       # Number of stores completed by a remote core
system.scratchpads0.total_accesses              10240                       # Number of accesses completed
system.scratchpads1.local_accesses               6144                       # Number of local accesses completed
system.scratchpads1.local_loads                  4096                       # Number of loads completed by the local core
system.scratchpads1.local_stores                 2048                       # Number of stores completed by the local core
system.scratchpads1.memReqBuffer.avg_buf_msgs     0.000208                       # Average number of messages in buffer
system.scratchpads1.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.memRespBuffer.avg_buf_msgs     0.042918                       # Average number of messages in buffer
system.scratchpads1.memRespBuffer.avg_stall_time 16096.259933                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.scratchpads1.remoteReqBuffer.avg_stall_time         8000                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.remoteRespBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.remote_accesses              4096                       # Number of remote accesses completed
system.scratchpads1.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads1.remote_stores                4096                       # Number of stores completed by a remote core
system.scratchpads1.total_accesses              10240                       # Number of accesses completed
system.scratchpads2.local_accesses               6144                       # Number of local accesses completed
system.scratchpads2.local_loads                  4096                       # Number of loads completed by the local core
system.scratchpads2.local_stores                 2048                       # Number of stores completed by the local core
system.scratchpads2.memReqBuffer.avg_buf_msgs     0.000208                       # Average number of messages in buffer
system.scratchpads2.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.memRespBuffer.avg_buf_msgs     0.042918                       # Average number of messages in buffer
system.scratchpads2.memRespBuffer.avg_stall_time 15162.870928                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.scratchpads2.remoteReqBuffer.avg_stall_time         8000                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.remoteRespBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.remote_accesses              4096                       # Number of remote accesses completed
system.scratchpads2.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads2.remote_stores                4096                       # Number of stores completed by a remote core
system.scratchpads2.total_accesses              10240                       # Number of accesses completed
system.scratchpads3.local_accesses               6144                       # Number of local accesses completed
system.scratchpads3.local_loads                  4096                       # Number of loads completed by the local core
system.scratchpads3.local_stores                 2048                       # Number of stores completed by the local core
system.scratchpads3.memReqBuffer.avg_buf_msgs     0.000208                       # Average number of messages in buffer
system.scratchpads3.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.memRespBuffer.avg_buf_msgs     0.042918                       # Average number of messages in buffer
system.scratchpads3.memRespBuffer.avg_stall_time 16064.691397                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.pwrStateResidencyTicks::UNDEFINED   4949366000                       # Cumulative time (in ticks) in various power states
system.scratchpads3.remoteReqBuffer.avg_stall_time        10000                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.remoteRespBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.remote_accesses              4096                       # Number of remote accesses completed
system.scratchpads3.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads3.remote_stores                4096                       # Number of stores completed by a remote core
system.scratchpads3.total_accesses              10240                       # Number of accesses completed
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
