
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111783                       # Number of seconds simulated
sim_ticks                                111782699676                       # Number of ticks simulated
final_tick                               636610293213                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158193                       # Simulator instruction rate (inst/s)
host_op_rate                                   198629                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2000669                       # Simulator tick rate (ticks/s)
host_mem_usage                               67370448                       # Number of bytes of host memory used
host_seconds                                 55872.65                       # Real time elapsed on the host
sim_insts                                  8838652192                       # Number of instructions simulated
sim_ops                                   11097933817                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3095680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1132416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       846720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1820160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1842688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3703808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1132544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1133184                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14746496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5742976                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5742976                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8847                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6615                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14396                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        28936                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         8848                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8853                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                115207                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           44867                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                44867                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27693731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10130512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7574696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16283021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        42368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16484554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     33134000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        44658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10131657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        44658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10137383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               131921094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48093                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        42368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        44658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        44658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             351539                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51376251                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51376251                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51376251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27693731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10130512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7574696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16283021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        42368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16484554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     33134000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        44658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10131657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        44658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10137383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183297344                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               268064029                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20727394                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16950062                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024307                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8565325                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8174996                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133635                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89867                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201229620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117643168                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20727394                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10308631                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24646196                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5880300                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5494983                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12372699                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2038619                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    235182585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       210536389     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1330517      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2106405      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3362496      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1391457      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1557626      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1662486      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1090334      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12144875      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    235182585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077323                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.438862                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199372141                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7367529                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24569407                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62200                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3811305                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3399886                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          468                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143661549                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3003                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3811305                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199668714                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1899312                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4590424                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24339032                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       873793                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143581968                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        24215                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        246140                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       326907                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        45015                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199346093                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667930008                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667930008                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29104242                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36403                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2623355                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13678056                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7354087                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221829                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1672028                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143403751                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135756932                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       168723                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18070674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40349339                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3301                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    235182585                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.577241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269634                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177938437     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22981335      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12559815      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8561207      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8011775      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2303526      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1796553      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       611198      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       418739      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    235182585                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31641     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96311     38.43%     51.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122672     48.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113729557     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2146281      1.58%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12546669      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7317964      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135756932                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.506435                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             250624                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001846                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507115795                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161512442                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133581411                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136007556                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       412060                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2441658                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          404                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1549                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       211070                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8478                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3811305                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1219971                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       122562                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143440402                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13678056                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7354087                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19921                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         90289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1549                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2338167                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133828226                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11799218                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1928705                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19115348                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18834122                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7316130                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499240                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133582353                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133581411                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78093667                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204033362                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.498319                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382749                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20866160                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2067042                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    231371280                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.529774                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383061                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    181616898     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24094056     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9380772      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5053504      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3784721      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2112306      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1304870      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1164374      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2859779      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    231371280                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2859779                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371951581                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290693054                       # The number of ROB writes
system.switch_cpus0.timesIdled                3249763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32881444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.680640                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.680640                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.373045                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.373045                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603498070                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185167367                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133998617                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus1.numCycles               268064029                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21719233                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17771805                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2127887                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9126280                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8561464                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2246920                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96974                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    209421198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121392886                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21719233                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10808384                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25358481                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5784332                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5857008                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12811418                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2129069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    244265533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       218907052     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1187859      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1883799      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2546992      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2617861      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2212862      0.91%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1236663      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1837994      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11834451      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    244265533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081023                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.452850                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       207270625                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8025956                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25311736                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28745                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3628468                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3573945                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148978167                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1980                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3628468                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       207840273                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1540430                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5171802                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24777529                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1307028                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148921004                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          181                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        191801                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       562157                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    207830131                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    692759950                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    692759950                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180448245                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27381871                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37360                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19619                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3888964                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13952724                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7556504                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88989                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1771269                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148738977                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37490                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141383822                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19428                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16234157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38687843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1718                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    244265533                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578812                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270130                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184429071     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24609425     10.07%     85.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12474071      5.11%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9396675      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7381389      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2979513      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1885133      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       979737      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       130519      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    244265533                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26561     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86040     36.61%     47.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122411     52.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118913617     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2104933      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17736      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12815073      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7532463      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141383822                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527426                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             235012                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    527287617                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    165011199                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139252435                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141618834                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       288985                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2230309                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          578                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        99096                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3628468                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1225520                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       127663                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148776609                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        54514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13952724                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7556504                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19624                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        107819                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          578                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1241594                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1191059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2432653                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139422019                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12058364                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1961803                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19590544                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19820864                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7532180                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520107                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139252673                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139252435                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79934620                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215377021                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519475                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105189481                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129434407                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19342242                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35772                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2154723                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    240637065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187549713     77.94%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26304281     10.93%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9949670      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4735052      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3990597      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2292440      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2008846      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       903762      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2902704      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    240637065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105189481                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129434407                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19179823                       # Number of memory references committed
system.switch_cpus1.commit.loads             11722415                       # Number of loads committed
system.switch_cpus1.commit.membars              17846                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18664625                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116618873                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2665345                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2902704                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           386510295                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          301181828                       # The number of ROB writes
system.switch_cpus1.timesIdled                3175703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23798496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105189481                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129434407                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105189481                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.548392                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.548392                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392404                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392404                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       627526362                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193991878                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138104728                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35742                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus2.numCycles               268064029                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24048864                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20022724                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2184074                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9133970                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8790314                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2586855                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       101232                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    209174906                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131923187                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24048864                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11377169                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27495478                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6081685                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      10227374                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          989                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         12989199                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2087698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    250776638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.646531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.018507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       223281160     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1686225      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2117973      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3380493      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1426981      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1826725      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2126163      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          974741      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13956177      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    250776638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089713                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492133                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       207944632                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11577356                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27364369                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        13010                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3877270                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3661135                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          565                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     161261311                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2304                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3877270                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       208155740                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         670859                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     10317857                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27166245                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       588659                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     160266482                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         84742                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       410575                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223820714                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    745270056                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    745270056                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    187321638                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36499076                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38836                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20259                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2069170                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15007670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7848856                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88312                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1776409                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156472283                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38977                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150131107                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       150497                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18941864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38558067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1505                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    250776638                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598665                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.320562                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    187169237     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     29005291     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11862608      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6647316      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9008135      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2775655      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2726553      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1466225      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       115618      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    250776638                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1033311     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        141494     10.81%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       133815     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126480174     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2051857      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18577      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13755117      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7825382      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150131107                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560057                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1308620                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008717                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    552497969                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175453851                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146225110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151439727                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       111967                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2832683                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          728                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       112200                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3877270                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         509692                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64234                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156511268                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       122395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15007670                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7848856                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20258                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         56149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          728                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1293363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1229270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2522633                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147517249                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13531355                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2613858                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21356060                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20862660                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7824705                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550306                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146225485                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146225110                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87605225                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        235351873                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545486                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372231                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108979614                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    134288394                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22223525                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        37472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2202767                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    246899368                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.364043                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    190065994     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     28803005     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10455396      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5211548      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4765512      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1999834      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1981360      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       943177      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2673542      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    246899368                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108979614                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     134288394                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19911643                       # Number of memory references committed
system.switch_cpus2.commit.loads             12174987                       # Number of loads committed
system.switch_cpus2.commit.membars              18694                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19464815                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120903320                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2773074                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2673542                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           400736991                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          316901124                       # The number of ROB writes
system.switch_cpus2.timesIdled                3171255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17287391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108979614                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            134288394                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108979614                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.459763                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.459763                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406543                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406543                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663754265                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204315225                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149141119                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         37440                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus3.numCycles               268063955                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21126381                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17324067                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2067997                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8709924                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8252983                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2165566                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92067                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    201549461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120104452                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21126381                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10418549                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26417629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5880324                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10892659                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12419705                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2054164                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    242638623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       216220994     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2860335      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3306897      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1819184      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2111047      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1149990      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          781881      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2048490      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12339805      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    242638623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078811                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.448044                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       199928904                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     12544513                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26208801                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       196885                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3759518                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3430229                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        19351                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     146638668                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        95885                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3759518                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       200237758                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4227971                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      7443154                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26108296                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       861924                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146549430                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          233                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        226348                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       399134                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    203640848                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    682384514                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    682384514                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173773934                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29866778                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38344                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21400                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2315553                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13996613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7621323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       200066                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1693229                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         146318230                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38422                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138211653                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       194349                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18394691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42634775                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4288                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    242638623                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569619                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260393                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184408446     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23416724      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12579415      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8715042      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7617508      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3905937      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       932722      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       607708      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       455121      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    242638623                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35996     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        130283     43.38%     55.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       134057     44.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115685848     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2162739      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16923      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12779279      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7566864      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138211653                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515592                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             300336                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002173                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    519556614                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    164752661                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    135919909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138511989                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       347340                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2482301                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          842                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1320                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       171414                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8463                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1277                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3759518                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3725670                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       150283                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    146356779                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        61644                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13996613                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7621323                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21375                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        105181                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1320                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1195914                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1165339                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2361253                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    136179224                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11998466                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2032429                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  127                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19563342                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19051948                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7564876                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.508010                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             135921833                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            135919909                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80788734                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        211662553                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.507043                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381686                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102044539                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125196279                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21161722                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34134                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2080011                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    238879105                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524099                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342398                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    187735479     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23719256      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9938828      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5970131      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4135331      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2667578      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1388077      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1114102      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2210323      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    238879105                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102044539                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125196279                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18964204                       # Number of memory references committed
system.switch_cpus3.commit.loads             11514303                       # Number of loads committed
system.switch_cpus3.commit.membars              17030                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17917695                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112869536                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2547155                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2210323                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           383026094                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          296475702                       # The number of ROB writes
system.switch_cpus3.timesIdled                3089415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               25425332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102044539                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125196279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102044539                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.626931                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.626931                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380672                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380672                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       614263279                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      188642371                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136825290                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34102                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus4.numCycles               268064029                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21122155                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17319717                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2065651                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8741546                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8256665                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2166093                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        92368                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    201466594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             120048572                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21122155                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10422758                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26403663                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5867719                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10752345                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12411816                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2051478                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    242391355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.952064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       215987692     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2860744      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3301982      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1819483      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2110531      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1149975      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          786510      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2047292      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12327146      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    242391355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078795                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447835                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       199846743                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     12403158                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         26192232                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       199821                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3749399                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3430575                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        19349                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     146546777                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        95576                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3749399                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       200157932                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4496575                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      7025491                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         26092480                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       869476                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     146457466                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          227                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        232262                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       399389                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    203510341                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    681924912                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    681924912                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    173765526                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29744810                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        38044                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        21068                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2323961                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13977792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7618840                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       200565                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1692159                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         146232443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        38118                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        138174567                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       195125                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18307751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     42375239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         3988                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    242391355                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.570047                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260741                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    184172425     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23416150      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12577779      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8710467      3.59%     94.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7613106      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3905612      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       934515      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       606524      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       454777      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    242391355                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          36434     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        126970     42.71%     54.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       133854     45.03%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    115653988     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2161140      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16922      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12779102      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7563415      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     138174567                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515454                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             297258                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002151                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    519232872                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    164579637                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    135887474                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     138471825                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       347853                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2464042                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          870                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1328                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       169316                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8461                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1467                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3749399                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3980474                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       152898                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    146270694                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        60720                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13977792                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7618840                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        21072                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        106700                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1328                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1195882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1160760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2356642                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    136147325                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11999046                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2027242                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  133                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19560596                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19049942                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7561550                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.507891                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             135889456                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            135887474                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         80760698                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        211551478                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.506922                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381754                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    102039521                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    125190209                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21081957                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34130                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2077343                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    238641956                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524594                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.342903                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    187501402     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23715083      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9938587      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5973618      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4133052      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2671151      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1384425      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1114519      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2210119      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    238641956                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    102039521                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     125190209                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18963271                       # Number of memory references committed
system.switch_cpus4.commit.loads             11513747                       # Number of loads committed
system.switch_cpus4.commit.membars              17028                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17916862                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        112864036                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2547036                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2210119                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           382703314                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          296293814                       # The number of ROB writes
system.switch_cpus4.timesIdled                3085916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               25672674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          102039521                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            125190209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    102039521                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.627061                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.627061                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380654                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380654                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       614135212                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      188591954                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      136766310                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         34098                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               268064029                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19934278                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17988191                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1042402                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7561129                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7132745                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1101957                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46222                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    211395940                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             125357952                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19934278                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      8234702                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24794787                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3276241                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      13697238                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12129168                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1047417                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    252095738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.583367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.901390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       227300951     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          887912      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1807733      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          762864      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         4126011      1.64%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3669481      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          710657      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1483936      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11346193      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    252095738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074364                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467642                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       209974097                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     15132095                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24704038                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        78237                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2207268                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1749177                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          506                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     146994825                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2784                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2207268                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       210200946                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       13284302                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1104327                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24574733                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       724159                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146917268                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1337                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        333347                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       252916                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         6526                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    172454223                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    691998538                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    691998538                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    153091201                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        19363022                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        17058                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8611                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1757906                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     34677582                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     17543672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       160421                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       854607                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         146637933                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        17111                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        141010087                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        77186                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     11251889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     26976338                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    252095738                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.559351                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354642                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    201801493     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15165518      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12381882      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5357090      2.13%     93.10% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6746010      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6491662      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3679025      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       291429      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       181629      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    252095738                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         356772     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2754925     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        79901      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     88445640     62.72%     62.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1231541      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8445      0.01%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     33820603     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     17503858     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     141010087                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.526031                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3191598                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022634                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    537384696                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    157910583                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    139814876                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     144201685                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       253418                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1329012                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          537                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3659                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       106908                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        12458                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2207268                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       12817632                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       211792                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    146655136                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1359                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     34677582                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     17543672                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8613                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        140678                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           74                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3659                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       607655                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       615231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1222886                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    140029596                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     33708122                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       980491                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   92                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            51210343                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18348957                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          17502221                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.522374                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             139818711                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            139814876                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         75519000                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        148893933                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521573                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507200                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    113633211                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    133537292                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     13133695                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        17022                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1065349                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    249888470                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534388                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356679                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    201406023     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     17737149      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8303749      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      8200144      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2241615      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9476954      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       710536      0.28%     99.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       520633      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1291667      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    249888470                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    113633211                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     133537292                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              50785334                       # Number of memory references committed
system.switch_cpus5.commit.loads             33348570                       # Number of loads committed
system.switch_cpus5.commit.membars               8498                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17634312                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        118746547                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1293365                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1291667                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           395267452                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          295549458                       # The number of ROB writes
system.switch_cpus5.timesIdled                4597142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               15968291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          113633211                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            133537292                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    113633211                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.359029                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.359029                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423903                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423903                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       692303475                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      162340709                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      175067090                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16996                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus6.numCycles               268064029                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        21736972                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17785763                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2129775                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9148415                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8567114                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2248692                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        97392                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    209581594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             121488542                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           21736972                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10815806                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25377079                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5789631                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5703011                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12821683                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2130987                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    244293922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.951687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       218916843     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1188913      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1883267      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2547711      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2620160      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         2216722      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1234964      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1842583      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11842759      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    244293922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081089                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.453207                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       207429911                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7873076                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25330301                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        28770                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3631861                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3577442                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     149097434                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1979                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3631861                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       208000007                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1533860                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5024620                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24795625                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1307946                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     149039184                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          174                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        191828                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       562699                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    207986330                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    693310439                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    693310439                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    180586748                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27399582                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37400                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19648                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          3890263                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13963829                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7562328                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        89121                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1807692                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         148856244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        141493196                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19348                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16246850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     38721771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1731                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    244293922                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579192                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270262                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    184383418     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     24659826     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12496634      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9393959      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7380923      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2982304      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1885367      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       981117      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       130374      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    244293922                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          26236     11.15%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         86116     36.60%     47.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       122954     52.25%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    119007027     84.11%     84.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2106807      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17750      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12823352      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7538260      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     141493196                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.527834                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             235306                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    527534968                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    165141196                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    139361652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     141728502                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       287383                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2232413                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          574                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        99199                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3631861                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1218703                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       128272                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    148893922                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        54566                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13963829                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7562328                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19650                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        108293                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          574                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1241994                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1192137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2434131                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139531379                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12068033                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1961817                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  147                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            19606008                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19836958                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7537975                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.520515                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             139361886                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            139361652                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         79999672                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        215551113                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.519882                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371140                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    105270223                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    129533763                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19360195                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        35800                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2156633                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    240662061                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.538239                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386493                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    187510114     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26346233     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9953207      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4742989      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4007465      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2295896      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      2000039      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       906369      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2899749      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    240662061                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    105270223                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     129533763                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              19194545                       # Number of memory references committed
system.switch_cpus6.commit.loads             11731416                       # Number of loads committed
system.switch_cpus6.commit.membars              17860                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18678976                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        116708383                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2667395                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2899749                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           386655555                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          301419843                       # The number of ROB writes
system.switch_cpus6.timesIdled                3177943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               23770107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          105270223                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            129533763                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    105270223                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.546437                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.546437                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392706                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392706                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       628016227                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      194136141                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      138213610                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         35770                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus7.numCycles               268063977                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21752372                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17799387                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2132672                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9152089                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8576021                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2249693                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        97282                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    209770249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             121579987                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21752372                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10825714                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             25396732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5798588                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5677103                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12834038                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2133758                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    244482346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       219085614     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1190289      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1885626      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2547372      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2623972      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2216453      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1238210      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1843472      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11851338      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    244482346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081146                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453548                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       207616006                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7849741                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         25349992                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        28718                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3637886                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3578998                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     149210035                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3637886                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       208187387                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1539707                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4992968                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24814126                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1310269                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     149152741                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          177                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        191766                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       563785                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    208138502                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    693841743                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    693841743                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    180695881                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27442541                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37430                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19667                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3894777                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13976056                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7567285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        88217                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1771707                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         148970683                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        141589003                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        19463                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16282454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38814896                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1741                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    244482346                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579138                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270394                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    184558438     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     24645762     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12491829      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9409771      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7393433      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2984562      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1886244      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       982192      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       130115      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    244482346                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          26384     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         86170     36.59%     47.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       122922     52.20%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    119088890     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2108121      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17760      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12831488      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7542744      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     141589003                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528191                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             235476                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    527915291                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    165291284                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    139455602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     141824479                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       286629                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2237348                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        99539                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3637886                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1225946                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       127970                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    149008397                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        54575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13976056                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7567285                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19670                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        107867                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1244147                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1193393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2437540                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    139624683                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     12074421                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1964320                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  148                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19616873                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19848243                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7542452                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520863                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             139455850                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            139455602                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         80051730                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        215701460                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520233                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371123                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    105334003                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    129612353                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19395994                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        35825                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2159557                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    240844460                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538158                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386794                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    187681942     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26341657     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9962877      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4743793      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3995637      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2296275      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2011149      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       906294      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2904836      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    240844460                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    105334003                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     129612353                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19206433                       # Number of memory references committed
system.switch_cpus7.commit.loads             11738696                       # Number of loads committed
system.switch_cpus7.commit.membars              17872                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18690360                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        116779148                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2669016                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2904836                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           386947243                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          301654713                       # The number of ROB writes
system.switch_cpus7.timesIdled                3181381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               23581631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          105334003                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            129612353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    105334003                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544895                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544895                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392944                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392944                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       628438903                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      194266986                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      138314946                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         35794                       # number of misc regfile writes
system.l20.replacements                         24224                       # number of replacements
system.l20.tagsinuse                      4095.563775                       # Cycle average of tags in use
system.l20.total_refs                          384185                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28320                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.565855                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.288463                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.822456                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2652.607935                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1395.844921                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009104                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002398                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647609                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.340782                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        48698                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  48699                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14779                       # number of Writeback hits
system.l20.Writeback_hits::total                14779                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        48835                       # number of demand (read+write) hits
system.l20.demand_hits::total                   48836                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        48835                       # number of overall hits
system.l20.overall_hits::total                  48836                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24184                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24221                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24185                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24222                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24185                       # number of overall misses
system.l20.overall_misses::total                24222                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     31417597                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  12584648539                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    12616066136                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       310371                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       310371                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     31417597                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  12584958910                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     12616376507                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     31417597                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  12584958910                       # number of overall miss cycles
system.l20.overall_miss_latency::total    12616376507                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72882                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72920                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14779                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14779                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73020                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73058                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73020                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73058                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.331824                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.332159                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.007246                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.331211                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331545                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.331211                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331545                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 520370.845973                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 520873.049668                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       310371                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       310371                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 520362.162911                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 520864.359136                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 520362.162911                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 520864.359136                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4408                       # number of writebacks
system.l20.writebacks::total                     4408                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24184                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24221                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24185                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24222                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24185                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24222                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10847500708                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10876259352                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       238571                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       238571                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10847739279                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10876497923                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10847739279                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10876497923                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.331824                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.332159                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.331211                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331545                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.331211                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331545                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 448540.386537                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 449042.539614                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       238571                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       238571                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 448531.704734                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 449033.850343                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 448531.704734                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 449033.850343                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8891                       # number of replacements
system.l21.tagsinuse                      4095.374718                       # Cycle average of tags in use
system.l21.total_refs                          304776                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12987                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.467775                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.596755                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.611860                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2520.539854                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1483.626249                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003079                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.615366                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.362213                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        33936                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33938                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10524                       # number of Writeback hits
system.l21.Writeback_hits::total                10524                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          160                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  160                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        34096                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34098                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        34096                       # number of overall hits
system.l21.overall_hits::total                  34098                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8848                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8890                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8848                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8890                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8848                       # number of overall misses
system.l21.overall_misses::total                 8890                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     29375157                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4174471094                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4203846251                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     29375157                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4174471094                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4203846251                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     29375157                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4174471094                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4203846251                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        42784                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              42828                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10524                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10524                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          160                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              160                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        42944                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               42988                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        42944                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              42988                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.206806                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.207574                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.206036                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.206802                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.206036                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.206802                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 699408.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 471798.270118                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 472873.594038                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 699408.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 471798.270118                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 472873.594038                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 699408.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 471798.270118                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 472873.594038                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4671                       # number of writebacks
system.l21.writebacks::total                     4671                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8847                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8889                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8847                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8889                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8847                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8889                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     26344965                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3537844361                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3564189326                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     26344965                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3537844361                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3564189326                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     26344965                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3537844361                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3564189326                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.206783                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.207551                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.206012                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.206779                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.206012                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.206779                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 627261.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 399891.981576                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 400966.287096                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 627261.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 399891.981576                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 400966.287096                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 627261.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 399891.981576                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 400966.287096                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6650                       # number of replacements
system.l22.tagsinuse                      4095.198590                       # Cycle average of tags in use
system.l22.total_refs                          289873                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10746                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.974967                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          121.084900                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.350407                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2287.785850                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1670.977433                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003748                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.558541                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.407953                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31622                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31624                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10045                       # number of Writeback hits
system.l22.Writeback_hits::total                10045                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          219                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  219                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31841                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31843                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31841                       # number of overall hits
system.l22.overall_hits::total                  31843                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6615                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6650                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6615                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6650                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6615                       # number of overall misses
system.l22.overall_misses::total                 6650                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     53478044                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2980683124                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3034161168                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     53478044                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2980683124                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3034161168                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     53478044                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2980683124                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3034161168                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        38237                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              38274                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10045                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10045                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          219                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              219                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        38456                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               38493                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        38456                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              38493                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.173000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.173747                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.172015                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.172759                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.172015                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.172759                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 450594.576568                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 456264.837293                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 450594.576568                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 456264.837293                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 450594.576568                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 456264.837293                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3878                       # number of writebacks
system.l22.writebacks::total                     3878                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6615                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6650                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6615                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6650                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6615                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6650                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2505552353                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2556517397                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2505552353                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2556517397                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2505552353                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2556517397                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.173000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.173747                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.172015                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.172759                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.172015                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.172759                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 378768.307332                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 384438.706316                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 378768.307332                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 384438.706316                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 378768.307332                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 384438.706316                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14262                       # number of replacements
system.l23.tagsinuse                      4095.461761                       # Cycle average of tags in use
system.l23.total_refs                          406535                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18355                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.148461                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           84.327498                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.021151                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2797.429319                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1205.683794                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020588                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001958                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.682966                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.294356                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        42746                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42747                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24223                       # number of Writeback hits
system.l23.Writeback_hits::total                24223                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          159                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        42905                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42906                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        42905                       # number of overall hits
system.l23.overall_hits::total                  42906                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        14212                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14250                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            8                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        14220                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14258                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        14220                       # number of overall misses
system.l23.overall_misses::total                14258                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     38035705                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   7147532886                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     7185568591                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3676622                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3676622                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     38035705                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   7151209508                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      7189245213                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     38035705                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   7151209508                       # number of overall miss cycles
system.l23.overall_miss_latency::total     7189245213                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        56958                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              56997                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24223                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24223                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          167                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              167                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        57125                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               57164                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        57125                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              57164                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.249517                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250013                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.047904                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.047904                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.248928                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.249423                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.248928                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.249423                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 502922.381509                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 504250.427439                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 459577.750000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 459577.750000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 502897.996343                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 504225.362112                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 502897.996343                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 504225.362112                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8634                       # number of writebacks
system.l23.writebacks::total                     8634                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        14212                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14250                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            8                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        14220                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14258                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        14220                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14258                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   6126367418                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   6161671748                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3101224                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3101224                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   6129468642                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   6164772972                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   6129468642                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   6164772972                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.249517                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250013                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.047904                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.047904                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.248928                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.249423                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.248928                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.249423                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 431070.040670                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 432398.017404                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       387653                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       387653                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 431045.614768                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 432372.911488                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 431045.614768                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 432372.911488                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         14437                       # number of replacements
system.l24.tagsinuse                      4095.486386                       # Cycle average of tags in use
system.l24.total_refs                          406616                       # Total number of references to valid blocks.
system.l24.sampled_refs                         18530                       # Sample count of references to valid blocks.
system.l24.avg_refs                         21.943659                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           82.692838                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     7.622311                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2816.765254                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1188.405983                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020189                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001861                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.687687                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.290138                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        42861                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  42862                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           24187                       # number of Writeback hits
system.l24.Writeback_hits::total                24187                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          159                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        43020                       # number of demand (read+write) hits
system.l24.demand_hits::total                   43021                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        43020                       # number of overall hits
system.l24.overall_hits::total                  43021                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        14390                       # number of ReadReq misses
system.l24.ReadReq_misses::total                14427                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            6                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        14396                       # number of demand (read+write) misses
system.l24.demand_misses::total                 14433                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        14396                       # number of overall misses
system.l24.overall_misses::total                14433                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     32213161                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   7263389838                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     7295602999                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      3629697                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      3629697                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     32213161                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   7267019535                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      7299232696                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     32213161                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   7267019535                       # number of overall miss cycles
system.l24.overall_miss_latency::total     7299232696                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        57251                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              57289                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        24187                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            24187                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          165                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              165                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        57416                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               57454                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        57416                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              57454                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.251349                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.251828                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.036364                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.036364                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.250732                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.251210                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.250732                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.251210                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 870625.972973                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 504752.594719                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 505690.926665                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 604949.500000                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 604949.500000                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 870625.972973                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 504794.355029                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 505732.189843                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 870625.972973                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 504794.355029                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 505732.189843                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                8657                       # number of writebacks
system.l24.writebacks::total                     8657                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        14390                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           14427                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            6                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        14396                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            14433                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        14396                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           14433                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     29555898                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   6229556494                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   6259112392                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      3198378                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      3198378                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     29555898                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   6232754872                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   6262310770                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     29555898                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   6232754872                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   6262310770                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.251349                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.251828                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.036364                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.036364                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.250732                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.251210                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.250732                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.251210                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 798808.054054                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 432908.720917                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 433847.119429                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       533063                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       533063                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 798808.054054                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 432950.463462                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 433888.364858                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 798808.054054                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 432950.463462                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 433888.364858                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         28976                       # number of replacements
system.l25.tagsinuse                      4095.910896                       # Cycle average of tags in use
system.l25.total_refs                          391262                       # Total number of references to valid blocks.
system.l25.sampled_refs                         33072                       # Sample count of references to valid blocks.
system.l25.avg_refs                         11.830612                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.239717                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     4.680530                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3341.516096                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           739.474553                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002500                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001143                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.815800                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.180536                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        53141                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  53142                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           21757                       # number of Writeback hits
system.l25.Writeback_hits::total                21757                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           78                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   78                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        53219                       # number of demand (read+write) hits
system.l25.demand_hits::total                   53220                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        53219                       # number of overall hits
system.l25.overall_hits::total                  53220                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        28936                       # number of ReadReq misses
system.l25.ReadReq_misses::total                28976                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        28936                       # number of demand (read+write) misses
system.l25.demand_misses::total                 28976                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        28936                       # number of overall misses
system.l25.overall_misses::total                28976                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     47061829                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  14872306462                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    14919368291                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     47061829                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  14872306462                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     14919368291                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     47061829                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  14872306462                       # number of overall miss cycles
system.l25.overall_miss_latency::total    14919368291                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        82077                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              82118                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        21757                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            21757                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           78                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               78                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        82155                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               82196                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        82155                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              82196                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.352547                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.352858                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.352212                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.352523                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.352212                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.352523                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1176545.725000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 513972.437863                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 514887.089005                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1176545.725000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 513972.437863                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 514887.089005                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1176545.725000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 513972.437863                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 514887.089005                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                5272                       # number of writebacks
system.l25.writebacks::total                     5272                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        28936                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           28976                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        28936                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            28976                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        28936                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           28976                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     44189431                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  12793953102                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  12838142533                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     44189431                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  12793953102                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  12838142533                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     44189431                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  12793953102                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  12838142533                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.352547                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.352858                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.352212                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.352523                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.352212                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.352523                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1104735.775000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 442146.568358                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443061.241476                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1104735.775000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 442146.568358                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443061.241476                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1104735.775000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 442146.568358                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443061.241476                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          8888                       # number of replacements
system.l26.tagsinuse                      4095.379176                       # Cycle average of tags in use
system.l26.total_refs                          304816                       # Total number of references to valid blocks.
system.l26.sampled_refs                         12984                       # Sample count of references to valid blocks.
system.l26.avg_refs                         23.476278                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.616914                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    11.431962                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2519.576589                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1485.753712                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019194                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002791                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.615131                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.362733                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999848                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        33967                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  33969                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           10532                       # number of Writeback hits
system.l26.Writeback_hits::total                10532                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          159                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        34126                       # number of demand (read+write) hits
system.l26.demand_hits::total                   34128                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        34126                       # number of overall hits
system.l26.overall_hits::total                  34128                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         8849                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 8888                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         8849                       # number of demand (read+write) misses
system.l26.demand_misses::total                  8888                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         8849                       # number of overall misses
system.l26.overall_misses::total                 8888                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31952275                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   4085729350                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     4117681625                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31952275                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   4085729350                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      4117681625                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31952275                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   4085729350                       # number of overall miss cycles
system.l26.overall_miss_latency::total     4117681625                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           41                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        42816                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              42857                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        10532                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            10532                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          159                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              159                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           41                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        42975                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               43016                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           41                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        42975                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              43016                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.951220                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.206675                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.207387                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.951220                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.205910                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.206621                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.951220                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.205910                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.206621                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 819289.102564                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 461716.504690                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 463285.511364                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 819289.102564                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 461716.504690                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 463285.511364                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 819289.102564                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 461716.504690                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 463285.511364                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4673                       # number of writebacks
system.l26.writebacks::total                     4673                       # number of writebacks
system.l26.ReadReq_mshr_hits::switch_cpus6.data            1                       # number of ReadReq MSHR hits
system.l26.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l26.demand_mshr_hits::switch_cpus6.data            1                       # number of demand (read+write) MSHR hits
system.l26.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l26.overall_mshr_hits::switch_cpus6.data            1                       # number of overall MSHR hits
system.l26.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         8848                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            8887                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         8848                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             8887                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         8848                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            8887                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29150953                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   3449500127                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   3478651080                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29150953                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   3449500127                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   3478651080                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29150953                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   3449500127                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   3478651080                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.206652                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.207364                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.951220                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.205887                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.206598                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.951220                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.205887                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.206598                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 747460.333333                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 389862.130086                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 391431.425678                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 747460.333333                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 389862.130086                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 391431.425678                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 747460.333333                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 389862.130086                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 391431.425678                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8894                       # number of replacements
system.l27.tagsinuse                      4095.370208                       # Cycle average of tags in use
system.l27.total_refs                          304856                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12987                       # Sample count of references to valid blocks.
system.l27.avg_refs                         23.473935                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.610391                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.620462                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2520.020557                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1485.118799                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019192                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002837                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.615239                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.362578                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        34008                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  34010                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10543                       # number of Writeback hits
system.l27.Writeback_hits::total                10543                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          163                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  163                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        34171                       # number of demand (read+write) hits
system.l27.demand_hits::total                   34173                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        34171                       # number of overall hits
system.l27.overall_hits::total                  34173                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8854                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8893                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8854                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8893                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8854                       # number of overall misses
system.l27.overall_misses::total                 8893                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30782767                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3969658222                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     4000440989                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30782767                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3969658222                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      4000440989                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30782767                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3969658222                       # number of overall miss cycles
system.l27.overall_miss_latency::total     4000440989                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        42862                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              42903                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10543                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10543                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          163                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              163                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        43025                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               43066                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        43025                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              43066                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206570                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.207282                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.205787                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.206497                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.205787                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.206497                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 789301.717949                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448346.309239                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 449841.559541                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 789301.717949                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448346.309239                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 449841.559541                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 789301.717949                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448346.309239                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 449841.559541                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4674                       # number of writebacks
system.l27.writebacks::total                     4674                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8853                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8892                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8853                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8892                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8853                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8892                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     27982290                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3333412086                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3361394376                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     27982290                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3333412086                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3361394376                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     27982290                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3333412086                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3361394376                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206547                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.207258                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205764                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.206474                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205764                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.206474                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 717494.615385                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376529.095900                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 378024.558704                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 717494.615385                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376529.095900                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 378024.558704                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 717494.615385                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376529.095900                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 378024.558704                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.043368                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012380694                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1917387.678030                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.043368                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059364                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.844621                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12372645                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12372645                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12372645                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12372645                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12372645                       # number of overall hits
system.cpu0.icache.overall_hits::total       12372645                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     39535352                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     39535352                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     39535352                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     39535352                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     39535352                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     39535352                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12372699                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12372699                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12372699                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12372699                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12372699                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12372699                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 732136.148148                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 732136.148148                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 732136.148148                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     31839228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     31839228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     31839228                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 837874.421053                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73020                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180699492                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73276                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2466.011955                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.195071                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.804929                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914824                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085176                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8577026                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8577026                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19713                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15685690                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15685690                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15685690                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15685690                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       186774                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186774                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187611                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187611                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187611                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187611                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42821034226                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42821034226                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     72620532                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     72620532                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42893654758                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42893654758                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42893654758                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42893654758                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8763800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8763800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15873301                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15873301                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15873301                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15873301                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021312                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021312                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011819                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011819                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011819                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011819                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229266.569362                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229266.569362                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86762.881720                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86762.881720                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228630.809270                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228630.809270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228630.809270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228630.809270                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14779                       # number of writebacks
system.cpu0.dcache.writebacks::total            14779                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       113892                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       113892                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       114591                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       114591                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       114591                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       114591                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72882                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72882                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73020                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73020                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73020                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73020                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15985005201                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15985005201                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9218233                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9218233                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15994223434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15994223434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15994223434                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15994223434                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008316                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008316                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004600                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004600                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004600                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004600                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219327.202890                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219327.202890                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66798.789855                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66798.789855                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219038.940482                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219038.940482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219038.940482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219038.940482                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.687021                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007074461                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1940413.219653                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.687021                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068409                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.829627                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12811359                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12811359                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12811359                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12811359                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12811359                       # number of overall hits
system.cpu1.icache.overall_hits::total       12811359                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     37428742                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     37428742                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     37428742                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     37428742                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     37428742                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     37428742                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12811418                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12811418                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12811418                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12811418                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12811418                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12811418                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 634385.457627                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 634385.457627                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 634385.457627                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 634385.457627                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 634385.457627                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 634385.457627                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     29890734                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29890734                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     29890734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29890734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     29890734                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29890734                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 679334.863636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 679334.863636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 679334.863636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 679334.863636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 679334.863636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 679334.863636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 42944                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166497993                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 43200                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3854.120208                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.571102                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.428898                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912387                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087613                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8815613                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8815613                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7422138                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7422138                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19488                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19488                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17871                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17871                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16237751                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16237751                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16237751                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16237751                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       137496                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       137496                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          945                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          945                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138441                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138441                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138441                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138441                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25999177393                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25999177393                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     79771744                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     79771744                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26078949137                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26078949137                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26078949137                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26078949137                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8953109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8953109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7423083                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7423083                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17871                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17871                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16376192                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16376192                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16376192                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16376192                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015357                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015357                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000127                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008454                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008454                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008454                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008454                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 189090.427307                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 189090.427307                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84414.543915                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84414.543915                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 188375.908416                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 188375.908416                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 188375.908416                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 188375.908416                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10524                       # number of writebacks
system.cpu1.dcache.writebacks::total            10524                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94712                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94712                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          785                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          785                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        95497                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95497                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        95497                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95497                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        42784                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        42784                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        42944                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42944                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        42944                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42944                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6459591686                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6459591686                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10327054                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10327054                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6469918740                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6469918740                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6469918740                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6469918740                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002622                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002622                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002622                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002622                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 150981.481068                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 150981.481068                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64544.087500                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64544.087500                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 150659.434147                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 150659.434147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 150659.434147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 150659.434147                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               491.471938                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010351668                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2053560.300813                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.471938                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058449                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.787615                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12989148                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12989148                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12989148                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12989148                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12989148                       # number of overall hits
system.cpu2.icache.overall_hits::total       12989148                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     82891955                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     82891955                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     82891955                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     82891955                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     82891955                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     82891955                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12989198                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12989198                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12989198                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12989198                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12989198                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12989198                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1657839.100000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1657839.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1657839.100000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       854226                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       284742                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     53899024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     53899024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     53899024                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1456730.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 38456                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164459373                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 38712                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4248.278906                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.229397                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.770603                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911052                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088948                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10360741                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10360741                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7696618                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7696618                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19958                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19958                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18720                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18720                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18057359                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18057359                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18057359                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18057359                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        98913                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        98913                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2219                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2219                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       101132                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        101132                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       101132                       # number of overall misses
system.cpu2.dcache.overall_misses::total       101132                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13421147213                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13421147213                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    143523808                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    143523808                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13564671021                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13564671021                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13564671021                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13564671021                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10459654                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10459654                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7698837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7698837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18720                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18720                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18158491                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18158491                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18158491                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18158491                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009457                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009457                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005569                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005569                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005569                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005569                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 135686.383114                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 135686.383114                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64679.498873                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64679.498873                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 134128.376983                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134128.376983                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 134128.376983                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134128.376983                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10045                       # number of writebacks
system.cpu2.dcache.writebacks::total            10045                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        60676                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        60676                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2000                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2000                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62676                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62676                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62676                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62676                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38237                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38237                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          219                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          219                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        38456                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        38456                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        38456                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        38456                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5093631049                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5093631049                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     16007897                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     16007897                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5109638946                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5109638946                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5109638946                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5109638946                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 133212.099511                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 133212.099511                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73095.420091                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73095.420091                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 132869.745839                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 132869.745839                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 132869.745839                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 132869.745839                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               520.123869                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007982101                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1934706.527831                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.123869                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061096                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.833532                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12419655                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12419655                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12419655                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12419655                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12419655                       # number of overall hits
system.cpu3.icache.overall_hits::total       12419655                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     52126119                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52126119                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     52126119                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52126119                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     52126119                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52126119                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12419705                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12419705                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12419705                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12419705                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12419705                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12419705                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1042522.380000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1042522.380000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1042522.380000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     38448294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     38448294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     38448294                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 985853.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 57125                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172297484                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 57381                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3002.692250                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.896163                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.103837                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913657                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086343                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8759945                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8759945                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7407658                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7407658                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17996                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17996                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17051                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17051                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16167603                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16167603                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16167603                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16167603                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       194950                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       194950                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5731                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5731                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       200681                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        200681                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       200681                       # number of overall misses
system.cpu3.dcache.overall_misses::total       200681                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  45597488973                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  45597488973                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2224675483                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2224675483                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  47822164456                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  47822164456                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  47822164456                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  47822164456                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8954895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8954895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7413389                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7413389                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17051                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17051                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16368284                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16368284                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16368284                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16368284                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021770                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021770                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000773                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000773                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012260                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012260                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012260                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012260                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 233893.249413                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 233893.249413                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 388182.774908                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 388182.774908                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238299.412779                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238299.412779                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238299.412779                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238299.412779                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     14621299                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             88                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 166151.125000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24223                       # number of writebacks
system.cpu3.dcache.writebacks::total            24223                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       137992                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       137992                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5564                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5564                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       143556                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       143556                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       143556                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       143556                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        56958                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        56958                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          167                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          167                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        57125                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        57125                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        57125                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        57125                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  10072699092                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10072699092                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     14074640                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     14074640                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  10086773732                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10086773732                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  10086773732                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10086773732                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003490                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003490                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003490                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003490                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 176844.325503                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 176844.325503                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 84279.281437                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 84279.281437                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 176573.719597                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 176573.719597                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 176573.719597                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 176573.719597                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.250558                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1007974214                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1938411.950000                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.250558                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059696                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.832132                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12411768                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12411768                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12411768                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12411768                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12411768                       # number of overall hits
system.cpu4.icache.overall_hits::total       12411768                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     37669290                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     37669290                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     37669290                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     37669290                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     37669290                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     37669290                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12411816                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12411816                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12411816                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12411816                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12411816                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12411816                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 784776.875000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 784776.875000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 784776.875000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 784776.875000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 784776.875000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 784776.875000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     32636943                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     32636943                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     32636943                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     32636943                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     32636943                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     32636943                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 858866.921053                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 858866.921053                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 57416                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172296627                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 57672                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2987.526477                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.895030                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.104970                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913652                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086348                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8759455                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8759455                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7407256                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7407256                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18033                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18033                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17049                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17049                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     16166711                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        16166711                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     16166711                       # number of overall hits
system.cpu4.dcache.overall_hits::total       16166711                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       195401                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       195401                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         5759                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5759                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       201160                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        201160                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       201160                       # number of overall misses
system.cpu4.dcache.overall_misses::total       201160                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  45768633206                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  45768633206                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2270664102                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2270664102                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  48039297308                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  48039297308                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  48039297308                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  48039297308                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8954856                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8954856                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7413015                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7413015                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17049                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17049                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16367871                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16367871                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16367871                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16367871                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021821                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021821                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000777                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000777                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012290                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012290                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012290                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012290                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 234229.268049                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 234229.268049                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 394280.969265                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 394280.969265                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 238811.380533                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 238811.380533                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 238811.380533                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 238811.380533                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets     16779397                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             88                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 190674.965909                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        24187                       # number of writebacks
system.cpu4.dcache.writebacks::total            24187                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       138150                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       138150                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         5594                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         5594                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       143744                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       143744                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       143744                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       143744                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        57251                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        57251                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          165                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          165                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        57416                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        57416                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        57416                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        57416                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  10198549794                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  10198549794                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     14052147                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     14052147                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  10212601941                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  10212601941                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  10212601941                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  10212601941                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006393                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006393                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003508                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003508                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003508                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003508                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 178137.496183                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 178137.496183                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 85164.527273                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 85164.527273                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 177870.313867                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 177870.313867                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 177870.313867                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 177870.313867                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               580.401216                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1037070440                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1775805.547945                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    39.359425                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.041791                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.063076                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867054                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.930130                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12129114                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12129114                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12129114                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12129114                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12129114                       # number of overall hits
system.cpu5.icache.overall_hits::total       12129114                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           54                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           54                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           54                       # number of overall misses
system.cpu5.icache.overall_misses::total           54                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     62075205                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     62075205                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     62075205                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     62075205                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     62075205                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     62075205                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12129168                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12129168                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12129168                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12129168                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12129168                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12129168                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1149540.833333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1149540.833333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1149540.833333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1149540.833333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1149540.833333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1149540.833333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     47465187                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     47465187                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     47465187                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     47465187                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     47465187                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     47465187                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1157687.487805                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1157687.487805                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1157687.487805                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1157687.487805                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1157687.487805                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1157687.487805                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 82155                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               448779793                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 82411                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5445.629746                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.908072                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.091928                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437141                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562859                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     31805491                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31805491                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     17419246                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      17419246                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8509                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8509                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8498                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8498                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     49224737                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        49224737                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     49224737                       # number of overall hits
system.cpu5.dcache.overall_hits::total       49224737                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       296307                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       296307                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          275                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       296582                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        296582                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       296582                       # number of overall misses
system.cpu5.dcache.overall_misses::total       296582                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  73078092022                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  73078092022                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     26635099                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     26635099                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  73104727121                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  73104727121                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  73104727121                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  73104727121                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     32101798                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     32101798                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     17419521                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     17419521                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8498                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8498                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     49521319                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     49521319                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     49521319                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     49521319                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009230                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009230                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005989                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005989                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005989                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005989                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 246629.651078                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 246629.651078                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 96854.905455                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 96854.905455                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 246490.775303                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 246490.775303                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 246490.775303                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 246490.775303                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        21757                       # number of writebacks
system.cpu5.dcache.writebacks::total            21757                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       214230                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       214230                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          197                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          197                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       214427                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       214427                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       214427                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       214427                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        82077                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        82077                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           78                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        82155                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        82155                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        82155                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        82155                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  18752669590                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  18752669590                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5405996                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5405996                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  18758075586                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  18758075586                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  18758075586                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  18758075586                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001659                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001659                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001659                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001659                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 228476.547510                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 228476.547510                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69307.641026                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69307.641026                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 228325.428592                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 228325.428592                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 228325.428592                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 228325.428592                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               514.965915                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1007084733                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1951714.598837                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.965915                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.064048                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.825266                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12821631                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12821631                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12821631                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12821631                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12821631                       # number of overall hits
system.cpu6.icache.overall_hits::total       12821631                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     37299113                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     37299113                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     37299113                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     37299113                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     37299113                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     37299113                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12821683                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12821683                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12821683                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12821683                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12821683                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12821683                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 717290.634615                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 717290.634615                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 717290.634615                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 717290.634615                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 717290.634615                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 717290.634615                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32459266                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32459266                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32459266                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32459266                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32459266                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32459266                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 791689.414634                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 791689.414634                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 791689.414634                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 791689.414634                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 791689.414634                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 791689.414634                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 42975                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               166512672                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 43231                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3851.696051                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.570608                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.429392                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912385                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087615                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8824551                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8824551                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7427839                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7427839                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19514                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19514                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17885                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17885                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     16252390                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        16252390                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     16252390                       # number of overall hits
system.cpu6.dcache.overall_hits::total       16252390                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       137645                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       137645                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          939                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          939                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       138584                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        138584                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       138584                       # number of overall misses
system.cpu6.dcache.overall_misses::total       138584                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  25874466477                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  25874466477                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     79053221                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     79053221                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  25953519698                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  25953519698                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  25953519698                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  25953519698                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8962196                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8962196                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7428778                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7428778                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17885                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17885                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     16390974                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     16390974                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     16390974                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     16390974                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015358                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015358                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000126                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008455                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008455                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008455                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008455                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 187979.704871                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 187979.704871                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84188.733759                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84188.733759                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 187276.451091                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 187276.451091                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 187276.451091                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 187276.451091                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        10532                       # number of writebacks
system.cpu6.dcache.writebacks::total            10532                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        94829                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        94829                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          780                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          780                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        95609                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        95609                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        95609                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        95609                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        42816                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        42816                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          159                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        42975                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        42975                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        42975                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        42975                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6372896148                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6372896148                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10252575                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10252575                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   6383148723                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   6383148723                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   6383148723                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   6383148723                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004777                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004777                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002622                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002622                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002622                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002622                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 148843.800168                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 148843.800168                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64481.603774                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64481.603774                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 148531.674764                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 148531.674764                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 148531.674764                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 148531.674764                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               514.804262                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1007097088                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1951738.542636                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.804262                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063789                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.825007                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12833986                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12833986                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12833986                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12833986                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12833986                       # number of overall hits
system.cpu7.icache.overall_hits::total       12833986                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     35711003                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35711003                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     35711003                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35711003                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     35711003                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35711003                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12834038                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12834038                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12834038                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12834038                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12834038                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12834038                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 686750.057692                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 686750.057692                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 686750.057692                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 686750.057692                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 686750.057692                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 686750.057692                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31282781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31282781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31282781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31282781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31282781                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31282781                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 762994.658537                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 762994.658537                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 762994.658537                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 762994.658537                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 762994.658537                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 762994.658537                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 43024                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166522792                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 43280                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3847.569131                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.570822                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.429178                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912386                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087614                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8830089                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8830089                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7432391                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7432391                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19532                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19532                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17897                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17897                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     16262480                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        16262480                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     16262480                       # number of overall hits
system.cpu7.dcache.overall_hits::total       16262480                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       137541                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       137541                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          965                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          965                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       138506                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        138506                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       138506                       # number of overall misses
system.cpu7.dcache.overall_misses::total       138506                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  25383742466                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  25383742466                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     81111365                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     81111365                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  25464853831                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  25464853831                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  25464853831                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  25464853831                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8967630                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8967630                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7433356                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7433356                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17897                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17897                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16400986                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16400986                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16400986                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16400986                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015337                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015337                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008445                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008445                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008445                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008445                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 184554.005467                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 184554.005467                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84053.227979                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84053.227979                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 183853.795727                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 183853.795727                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 183853.795727                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 183853.795727                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10543                       # number of writebacks
system.cpu7.dcache.writebacks::total            10543                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        94679                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        94679                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          802                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          802                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        95481                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        95481                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        95481                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        95481                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        42862                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        42862                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        43025                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        43025                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        43025                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        43025                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6259441534                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6259441534                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10513737                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10513737                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6269955271                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6269955271                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6269955271                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6269955271                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002623                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002623                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146037.084924                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146037.084924                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64501.453988                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64501.453988                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145728.187589                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145728.187589                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145728.187589                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145728.187589                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
