// Seed: 397153866
module module_0 (
    input tri id_0
);
  wire id_2 = id_2;
  assign module_1.type_14 = 0;
endmodule
program module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    output wor id_7,
    input tri0 id_8
);
  wand id_10;
  assign id_10 = id_5;
  wire id_11;
  always_ff @(id_8) id_7 = id_6;
  wire id_12;
  module_0 modCall_1 (id_10);
endprogram
module module_2 (
    output wor id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wor id_5,
    output tri1 id_6,
    input wor id_7,
    input uwire id_8,
    output wire id_9,
    input uwire id_10,
    output tri id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14
    , id_21,
    input tri id_15,
    input tri1 id_16,
    input supply0 id_17,
    output tri1 id_18,
    input tri1 id_19
);
  module_0 modCall_1 (id_19);
  logic [7:0] id_22;
  assign id_0 = id_22[1'd0] - 1 ^ 1'b0;
endmodule
