// Seed: 2413874178
module module_0 (
    input uwire id_0,
    output tri id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    output supply1 id_6
);
endmodule
module module_1 (
    output tri   id_0,
    output logic id_1,
    output wor   id_2,
    input  uwire id_3
);
  wire id_5;
  parameter id_6 = 1 / -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_2
  );
  assign modCall_1.id_4 = 0;
  always_ff @(id_6) begin : LABEL_0
    id_1 <= 1;
  end
endmodule
module module_2 #(
    parameter id_0  = 32'd88,
    parameter id_10 = 32'd79,
    parameter id_6  = 32'd20
) (
    output wand _id_0,
    output tri  id_1,
    input  tri1 id_2
);
  logic id_4 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1
  );
  id_5 :
  assert property (@(posedge -1) -1)
  else $unsigned(24);
  ;
  integer _id_6;
  wand id_7;
  assign id_7 = 1'h0;
  tri1 id_8 = -1;
  wire id_9 = id_4;
  logic [id_0 : id_6] _id_10;
  wor [1  *  -1  -  id_10 : -1] id_11 = -1'h0;
endmodule
