==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 242.848 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:80:33)
WARNING: [HLS 207-5292] unused parameter 'vs' (code_generated.cpp:80:51)
WARNING: [HLS 207-5292] unused parameter 'vq' (code_generated.cpp:80:67)
WARNING: [HLS 207-5292] unused parameter 'vp' (code_generated.cpp:80:83)
WARNING: [HLS 207-5292] unused parameter 'vr' (code_generated.cpp:80:99)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:93:33)
WARNING: [HLS 207-5292] unused parameter 'vs' (code_generated.cpp:93:51)
WARNING: [HLS 207-5292] unused parameter 'vq' (code_generated.cpp:93:67)
WARNING: [HLS 207-5292] unused parameter 'vp' (code_generated.cpp:93:83)
WARNING: [HLS 207-5292] unused parameter 'vr' (code_generated.cpp:93:99)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:106:66)
WARNING: [HLS 207-5292] unused parameter 'vs' (code_generated.cpp:106:84)
WARNING: [HLS 207-5292] unused parameter 'vq' (code_generated.cpp:106:100)
WARNING: [HLS 207-5292] unused parameter 'vp' (code_generated.cpp:106:116)
WARNING: [HLS 207-5292] unused parameter 'vr' (code_generated.cpp:106:132)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:127:66)
WARNING: [HLS 207-5292] unused parameter 'vs' (code_generated.cpp:127:84)
WARNING: [HLS 207-5292] unused parameter 'vq' (code_generated.cpp:127:100)
WARNING: [HLS 207-5292] unused parameter 'vp' (code_generated.cpp:127:116)
WARNING: [HLS 207-5292] unused parameter 'vr' (code_generated.cpp:127:132)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.27 seconds. CPU system time: 0.67 seconds. Elapsed time: 17.07 seconds; current allocated memory: 246.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 676 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,292 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,011 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,530 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,460 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,386,599 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,365 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,367 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,438 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,856 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,456 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,441 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,441 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,441 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,462 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,493 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/bicg_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:134:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:135:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:113:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:115:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_3' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:98:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_3' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:85:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_4' (code_generated.cpp:134:20) in function 'task3' completely with a factor of 410 (code_generated.cpp:127:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_5' (code_generated.cpp:135:39) in function 'task3' completely with a factor of 2 (code_generated.cpp:127:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_4' (code_generated.cpp:113:20) in function 'task2' completely with a factor of 2 (code_generated.cpp:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_5' (code_generated.cpp:115:39) in function 'task2' completely with a factor of 410 (code_generated.cpp:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_3' (code_generated.cpp:98:19) in function 'task1' completely with a factor of 205 (code_generated.cpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_3' (code_generated.cpp:85:19) in function 'task0' completely with a factor of 195 (code_generated.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 2ul>::_S_ref(float const (&) [2], unsigned long)' into 'std::array<float, 2ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_s(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_q(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_r(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_A(float (*) [390], hls::vector<float, 2ul>*)' (code_generated.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_p(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_s(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_q(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:69:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (code_generated.cpp:160:8)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (code_generated.cpp:161:11)
INFO: [HLS 214-248] Applying array_partition to 'p': Cyclic partitioning with factor 2 on dimension 1. (code_generated.cpp:162:11)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (code_generated.cpp:163:11)
INFO: [HLS 214-248] Applying array_partition to 'q': Complete partitioning on dimension 1. (code_generated.cpp:164:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vs' with compact=none mode in 64-bits (code_generated.cpp:146:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vq' with compact=none mode in 64-bits (code_generated.cpp:146:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vp' with compact=none mode in 64-bits (code_generated.cpp:146:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vr' with compact=none mode in 64-bits (code_generated.cpp:146:0)
INFO: [HLS 214-115] Multiple burst reads of length 195 and bit width 64 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_s'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 205 and bit width 64 in loop 'VITIS_LOOP_23_1'(code_generated.cpp:23:19) has been inferred on bundle 'kernel_q'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:23:19)
INFO: [HLS 214-115] Multiple burst reads of length 205 and bit width 64 in loop 'VITIS_LOOP_32_1'(code_generated.cpp:32:19) has been inferred on bundle 'kernel_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 79950 and bit width 64 in loop 'VITIS_LOOP_41_1'(code_generated.cpp:41:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:41:19)
INFO: [HLS 214-115] Multiple burst reads of length 195 and bit width 64 in loop 'VITIS_LOOP_52_1'(code_generated.cpp:52:19) has been inferred on bundle 'kernel_p'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:52:19)
INFO: [HLS 214-115] Multiple burst writes of length 195 and bit width 64 in loop 'VITIS_LOOP_61_1'(code_generated.cpp:61:19) has been inferred on bundle 'kernel_s'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:61:19)
INFO: [HLS 214-115] Multiple burst writes of length 205 and bit width 64 in loop 'VITIS_LOOP_71_1'(code_generated.cpp:71:19) has been inferred on bundle 'kernel_q'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:71:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 51.88 seconds. CPU system time: 1.16 seconds. Elapsed time: 78.59 seconds; current allocated memory: 253.398 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 253.398 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 20.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 21.74 seconds; current allocated memory: 275.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.03 seconds; current allocated memory: 312.078 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'task2' (code_generated.cpp:111:31)...1634 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 42.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 42.34 seconds; current allocated memory: 363.402 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (code_generated.cpp:41:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 39.95 seconds. CPU system time: 0.19 seconds. Elapsed time: 40.16 seconds; current allocated memory: 787.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_s_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.32 seconds. CPU system time: 0.09 seconds. Elapsed time: 9.35 seconds; current allocated memory: 800.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.34 seconds; current allocated memory: 800.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.06 seconds; current allocated memory: 800.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.42 seconds; current allocated memory: 800.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_q_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.68 seconds; current allocated memory: 810.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 4.02 seconds; current allocated memory: 810.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_q' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 4.85 seconds; current allocated memory: 810.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 3.57 seconds; current allocated memory: 810.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_r_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.39 seconds; current allocated memory: 821.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 4.52 seconds; current allocated memory: 821.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.45 seconds; current allocated memory: 821.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 821.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.69 seconds; current allocated memory: 854.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 2.93 seconds; current allocated memory: 854.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.42 seconds; current allocated memory: 854.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.64 seconds; current allocated memory: 854.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_p_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 5.72 seconds; current allocated memory: 854.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 854.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.5 seconds; current allocated memory: 854.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 2.85 seconds; current allocated memory: 854.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_83_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 3.19 seconds; current allocated memory: 854.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 2.47 seconds; current allocated memory: 854.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_96_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.33 seconds; current allocated memory: 854.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 854.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 69, loop 'VITIS_LOOP_111_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 16.54 seconds; current allocated memory: 916.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 25.59 seconds; current allocated memory: 925.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_3'.
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_132_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('q_0_0_write_ln138', code_generated.cpp:138) of variable 'add28_s', code_generated.cpp:138 on local variable 'q_0_0' and 'load' operation 32 bit ('q_0_0_load', code_generated.cpp:138) on local variable 'q_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_132_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('q_0_0_write_ln138', code_generated.cpp:138) of variable 'add28_s', code_generated.cpp:138 on local variable 'q_0_0' and 'load' operation 32 bit ('q_0_0_load', code_generated.cpp:138) on local variable 'q_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_132_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('q_0_0_write_ln138', code_generated.cpp:138) of variable 'add28_s', code_generated.cpp:138 on local variable 'q_0_0' and 'load' operation 32 bit ('q_0_0_load', code_generated.cpp:138) on local variable 'q_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_132_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('q_0_0_write_ln138', code_generated.cpp:138) of variable 'add28_s', code_generated.cpp:138 on local variable 'q_0_0' and 'load' operation 32 bit ('q_0_0_load', code_generated.cpp:138) on local variable 'q_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_132_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('q_0_0_write_ln138', code_generated.cpp:138) of variable 'add28_s', code_generated.cpp:138 on local variable 'q_0_0' and 'load' operation 32 bit ('q_0_0_load', code_generated.cpp:138) on local variable 'q_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 25, loop 'VITIS_LOOP_132_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 74.45 seconds. CPU system time: 0.09 seconds. Elapsed time: 84.52 seconds; current allocated memory: 995.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.58 seconds; current allocated memory: 995.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_s_Pipeline_VITIS_LOOP_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_61_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.39 seconds; current allocated memory: 998.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.22 seconds; current allocated memory: 998.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.75 seconds; current allocated memory: 1000.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1002.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_q_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.33 seconds; current allocated memory: 1007.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 5.49 seconds; current allocated memory: 1007.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_q' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.48 seconds; current allocated memory: 1009.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1011.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.12 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_s_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_s_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_s_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_s_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_s_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_q_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_q_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_q_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_q_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_q_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_q' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_q'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_r_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_r_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_r_Pipeline_VITIS_LOOP_32_1/m_axi_kernel_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_r_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_41_1_VITIS_LOOP_42_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' is 32800 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 34440 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_p_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_p_Pipeline_VITIS_LOOP_52_1' pipeline 'VITIS_LOOP_52_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_p_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_p_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_p_Pipeline_VITIS_LOOP_52_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_p'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 6435, found 2 HDL expressions with this fanout: ((trunc_ln83_fu_3952_p1 == 1'd0) & (icmp_ln83_fu_3940_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1)), ((trunc_ln83_fu_3952_p1 == 1'd1) & (icmp_ln83_fu_3940_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 6765, found 2 HDL expressions with this fanout: ((trunc_ln96_fu_4152_p1 == 1'd1) & (icmp_ln96_fu_4140_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1)), ((trunc_ln96_fu_4152_p1 == 1'd0) & (icmp_ln96_fu_4140_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task2' pipeline 'VITIS_LOOP_111_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task2' is 98828 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 818 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 820 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.78 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.02 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3' pipeline 'VITIS_LOOP_132_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3' is 26304 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 137 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 137 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.45 seconds. CPU system time: 0.49 seconds. Elapsed time: 15.12 seconds; current allocated memory: 1.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_s_Pipeline_VITIS_LOOP_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_s_Pipeline_VITIS_LOOP_61_1' pipeline 'VITIS_LOOP_61_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_s_Pipeline_VITIS_LOOP_61_1/m_axi_kernel_s_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_391_9_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_s_Pipeline_VITIS_LOOP_61_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.18 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_q_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_q_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_q_Pipeline_VITIS_LOOP_71_1/m_axi_kernel_q_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_411_9_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_q_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.08 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_q' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_q'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.98 seconds; current allocated memory: 2.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_s' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_q' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_p' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vq' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vA', 'vs', 'vq', 'vp', 'vr' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 25208 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 137 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 137 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_p_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.52 seconds. CPU system time: 0.46 seconds. Elapsed time: 104.92 seconds; current allocated memory: 2.415 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.25 seconds. CPU system time: 0.37 seconds. Elapsed time: 15.77 seconds; current allocated memory: 2.415 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.59 seconds. CPU system time: 0.09 seconds. Elapsed time: 10.77 seconds; current allocated memory: 2.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 332.27 seconds. CPU system time: 4.94 seconds. Elapsed time: 691.3 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 48.32 seconds. CPU system time: 1.88 seconds. Elapsed time: 90.77 seconds; current allocated memory: 9.652 MB.
INFO: [HLS 200-1510] Running: close_project 
