// Seed: 725487902
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input wor id_12,
    input tri0 id_13
);
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    output uwire id_8,
    output wor id_9,
    input tri1 id_10
);
  assign id_0 = id_5;
  module_0(
      id_0, id_7, id_1, id_7, id_7, id_3, id_8, id_6, id_10, id_10, id_10, id_5, id_6, id_2
  );
  assign id_9 = 1'b0;
  wire id_12;
endmodule
