Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Sun Jan 17 19:54:49 2021
| Host              : LAPTOP-43UBS83S running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.695        0.000                      0                  811        0.030        0.000                      0                  811       -0.020       -0.054                       4                   279  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_i                    {0.000 5.000}        10.000          100.000         
  clk_out2_5x_clk_wiz_0  {0.000 3.077}        6.154           162.500         
  clk_out5x_clk_wiz_0    {0.000 1.538}        3.077           325.000         
  clk_out_clk_wiz_0      {0.000 7.692}        15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out2_5x_clk_wiz_0        4.040        0.000                      0                  108        0.038        0.000                      0                  108        1.844        0.000                       0                    66  
  clk_out5x_clk_wiz_0                                                                                                                                                     -0.020       -0.054                       4                     6  
  clk_out_clk_wiz_0           12.993        0.000                      0                  675        0.041        0.000                      0                  675        7.024        0.000                       0                   206  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0      clk_out2_5x_clk_wiz_0        0.695        0.000                      0                   76        0.030        0.000                      0                   76  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_5x_clk_wiz_0
  To Clock:  clk_out2_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.535ns (27.034%)  route 1.444ns (72.966%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 10.031 - 6.154 ) 
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.309ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.746     3.992    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.106 r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.593     4.699    uihdmitx_inst/Inst_d2_serializer_10_1/bit[3].mem/DPRA0
    SLICE_X50Y64         RAMD32 (Prop_E5LUT_SLICEM_RADR0_O)
                                                      0.213     4.912 r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[3].mem/DP/O
                         net (fo=2, routed)           0.481     5.393    uihdmitx_inst/Inst_d2_serializer_10_1/rd_curr[3]
    SLICE_X50Y63         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     5.468 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[1]_i_2__0/O
                         net (fo=1, routed)           0.335     5.803    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[1]_i_2__0_n_0
    SLICE_X49Y63         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.936 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[1]_i_1__0/O
                         net (fo=1, routed)           0.035     5.971    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[1]_i_1__0_n_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.536    10.031    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/C
                         clock pessimism             -0.014    10.017    
                         clock uncertainty           -0.069     9.948    
    SLICE_X49Y63         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    10.011    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.611ns (32.192%)  route 1.287ns (67.808%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 10.031 - 6.154 ) 
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.309ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.746     3.992    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.106 r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.593     4.699    uihdmitx_inst/Inst_d2_serializer_10_1/bit[7].mem/DPRA0
    SLICE_X50Y64         RAMD32 (Prop_A5LUT_SLICEM_RADR0_O)
                                                      0.213     4.912 r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[7].mem/DP/O
                         net (fo=2, routed)           0.215     5.127    uihdmitx_inst/Inst_d2_serializer_10_1/rd_curr[7]
    SLICE_X50Y63         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.191     5.318 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]_i_3__0/O
                         net (fo=1, routed)           0.444     5.762    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]_i_3__0_n_0
    SLICE_X49Y63         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     5.855 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]_i_2__0/O
                         net (fo=1, routed)           0.035     5.890    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]_i_2__0_n_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.536    10.031    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/C
                         clock pessimism             -0.014    10.017    
                         clock uncertainty           -0.069     9.948    
    SLICE_X49Y63         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    10.010    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.636ns (33.229%)  route 1.278ns (66.771%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 10.019 - 6.154 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.335ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.309ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.711     3.957    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.074 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[1]/Q
                         net (fo=13, routed)          0.454     4.528    uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[3].mem/DPRA1
    SLICE_X50Y89         RAMD32 (Prop_E5LUT_SLICEM_RADR1_O)
                                                      0.198     4.726 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[3].mem/DP/O
                         net (fo=2, routed)           0.273     4.999    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_curr[3]
    SLICE_X51Y88         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     5.171 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]_i_2/O
                         net (fo=1, routed)           0.516     5.687    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]_i_2_n_0
    SLICE_X51Y88         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     5.836 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.035     5.871    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]_i_1_n_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.524    10.019    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
                         clock pessimism             -0.013    10.005    
                         clock uncertainty           -0.069     9.936    
    SLICE_X51Y88         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     9.999    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.114ns (6.552%)  route 1.626ns (93.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 9.941 - 6.154 ) 
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.335ns, distribution 1.410ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.309ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.745     3.991    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.105 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/Q
                         net (fo=1, routed)           1.626     5.731    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg_n_0_[2]
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.446     9.941    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.023     9.918    
                         clock uncertainty           -0.069     9.849    
    BITSLICE_RX_TX_X1Y52 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.051     9.900    uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.114ns (6.778%)  route 1.568ns (93.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 9.948 - 6.154 ) 
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.309ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.744     3.990    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.104 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/Q
                         net (fo=1, routed)           1.568     5.672    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg_n_0_[2]
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.453     9.948    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.023     9.925    
                         clock uncertainty           -0.069     9.856    
    BITSLICE_RX_TX_X1Y54 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.009     9.865    uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.596ns (31.468%)  route 1.298ns (68.532%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 10.032 - 6.154 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.335ns, distribution 1.397ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.309ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.732     3.978    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.092 r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.417     4.509    uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/DPRA0
    SLICE_X50Y61         RAMD32 (Prop_G5LUT_SLICEM_RADR0_O)
                                                      0.213     4.722 r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/DP/O
                         net (fo=2, routed)           0.303     5.025    uihdmitx_inst/Inst_d1_serializer_10_1/rd_curr[1]
    SLICE_X50Y60         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.176     5.201 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_3__1/O
                         net (fo=1, routed)           0.543     5.744    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_3__1_n_0
    SLICE_X49Y60         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     5.837 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_2__1/O
                         net (fo=1, routed)           0.035     5.872    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_2__1_n_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.537    10.032    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/C
                         clock pessimism              0.049    10.080    
                         clock uncertainty           -0.069    10.011    
    SLICE_X49Y60         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    10.073    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.521ns (30.116%)  route 1.209ns (69.884%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 10.019 - 6.154 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.335ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.309ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.711     3.957    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.074 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[1]/Q
                         net (fo=13, routed)          0.454     4.528    uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[3].mem/DPRA1
    SLICE_X50Y89         RAMD32 (Prop_E5LUT_SLICEM_RADR1_O)
                                                      0.198     4.726 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[3].mem/DP/O
                         net (fo=2, routed)           0.402     5.128    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_curr[3]
    SLICE_X51Y88         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.072     5.200 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.318     5.518    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_3_n_0
    SLICE_X51Y88         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134     5.652 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_2/O
                         net (fo=1, routed)           0.035     5.687    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_2_n_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.524    10.019    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
                         clock pessimism             -0.013    10.005    
                         clock uncertainty           -0.069     9.936    
    SLICE_X51Y88         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     9.998    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.551ns (32.817%)  route 1.128ns (67.183%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 10.031 - 6.154 ) 
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.309ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.746     3.992    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.106 r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.593     4.699    uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/DPRA0
    SLICE_X50Y64         RAMD32 (Prop_E6LUT_SLICEM_RADR0_O)
                                                      0.191     4.890 r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/DP/O
                         net (fo=2, routed)           0.224     5.114    uihdmitx_inst/Inst_d2_serializer_10_1/rd_curr[2]
    SLICE_X49Y63         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.116     5.230 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[2]_i_2__0/O
                         net (fo=1, routed)           0.282     5.512    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[2]_i_2__0_n_0
    SLICE_X49Y63         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     5.642 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.029     5.671    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[2]_i_1__0_n_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.536    10.031    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/C
                         clock pessimism             -0.014    10.017    
                         clock uncertainty           -0.069     9.948    
    SLICE_X49Y63         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.007    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.553ns (33.015%)  route 1.122ns (66.985%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 10.031 - 6.154 ) 
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.335ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.309ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.746     3.992    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.106 r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.593     4.699    uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/DPRA0
    SLICE_X50Y64         RAMD32 (Prop_E6LUT_SLICEM_RADR0_O)
                                                      0.191     4.890 r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/DP/O
                         net (fo=2, routed)           0.432     5.322    uihdmitx_inst/Inst_d2_serializer_10_1/rd_curr[2]
    SLICE_X49Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     5.438 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_2__0/O
                         net (fo=1, routed)           0.070     5.508    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_2__0_n_0
    SLICE_X49Y63         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     5.640 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_1__0/O
                         net (fo=1, routed)           0.027     5.667    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_1__0_n_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.536    10.031    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/C
                         clock pessimism             -0.014    10.017    
                         clock uncertainty           -0.069     9.948    
    SLICE_X49Y63         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    10.007    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.499ns (28.629%)  route 1.244ns (71.371%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 10.032 - 6.154 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.335ns, distribution 1.397ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.309ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.732     3.978    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.092 r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.422     4.514    uihdmitx_inst/Inst_d1_serializer_10_1/bit[5].mem/DPRA0
    SLICE_X50Y61         RAMD32 (Prop_C5LUT_SLICEM_RADR0_O)
                                                      0.212     4.726 r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[5].mem/DP/O
                         net (fo=2, routed)           0.339     5.065    uihdmitx_inst/Inst_d1_serializer_10_1/rd_curr[5]
    SLICE_X50Y60         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.105 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_2__1/O
                         net (fo=1, routed)           0.448     5.553    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_2__1_n_0
    SLICE_X49Y60         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.686 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_1__1/O
                         net (fo=1, routed)           0.035     5.721    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_1__1_n_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.537    10.032    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/C
                         clock pessimism              0.049    10.080    
                         clock uncertainty           -0.069    10.011    
    SLICE_X49Y60         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    10.074    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.049ns (18.491%)  route 0.216ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      0.706ns (routing 0.127ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.142ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.706     2.212    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.261 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.216     2.477    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg_n_0_[0]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.878     2.405    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.082     2.323    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.116     2.439    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.048ns (16.382%)  route 0.245ns (83.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      0.706ns (routing 0.127ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.142ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.706     2.212    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.260 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.245     2.505    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg_n_0_[2]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.878     2.405    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.082     2.323    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.137     2.460    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[1]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.049ns (16.388%)  route 0.250ns (83.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.720ns (routing 0.127ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.142ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.720     2.226    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.275 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.250     2.525    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg_n_0_[1]
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.885     2.412    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.081     2.330    
    BITSLICE_RX_TX_X1Y54 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[1])
                                                      0.144     2.474    uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[3]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.048ns (16.271%)  route 0.247ns (83.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      0.706ns (routing 0.127ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.142ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.706     2.212    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     2.260 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.247     2.507    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg_n_0_[3]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.878     2.405    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.082     2.323    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[3])
                                                      0.131     2.454    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.718ns (routing 0.127ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.142ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.718     2.224    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.273 r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[8]/Q
                         net (fo=2, routed)           0.036     2.309    uihdmitx_inst/Inst_d2_serializer_10_1/rd_last[6]
    SLICE_X49Y63         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     2.354 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.016     2.370    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[2]_i_1__0_n_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.860     2.387    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/C
                         clock pessimism             -0.130     2.257    
    SLICE_X49Y63         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.313    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.096ns (49.231%)  route 0.099ns (50.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.716ns (routing 0.127ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.142ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.716     2.222    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.271 r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.083     2.354    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg_n_0_[0]
    SLICE_X50Y62         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.047     2.401 r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr[2]_i_1__1/O
                         net (fo=1, routed)           0.016     2.417    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr[2]_i_1__1_n_0
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.865     2.392    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]/C
                         clock pessimism             -0.088     2.304    
    SLICE_X50Y62         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     2.360    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[1]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.049ns (18.631%)  route 0.214ns (81.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.723ns (routing 0.127ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.723     2.229    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y68         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.278 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.214     2.492    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg_n_0_[1]
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.886     2.413    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.081     2.331    
    BITSLICE_RX_TX_X1Y60 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[1])
                                                      0.102     2.433    uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[1]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      0.706ns (routing 0.127ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.142ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.706     2.212    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.261 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.218     2.479    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg_n_0_[1]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.878     2.405    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.082     2.323    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[1])
                                                      0.096     2.419    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.106ns (52.736%)  route 0.095ns (47.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.716ns (routing 0.127ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.142ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.716     2.222    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.271 r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.083     2.354    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg_n_0_[0]
    SLICE_X50Y62         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.057     2.411 r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr[3]_i_2__1/O
                         net (fo=1, routed)           0.012     2.423    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr[3]_i_2__1_n_0
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.865     2.392    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]/C
                         clock pessimism             -0.088     2.304    
    SLICE_X50Y62         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     2.360    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.049ns (17.254%)  route 0.235ns (82.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.723ns (routing 0.127ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.723     2.229    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y68         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.278 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.235     2.513    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg_n_0_[0]
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.886     2.413    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.081     2.331    
    BITSLICE_RX_TX_X1Y60 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.114     2.445    uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_5x_clk_wiz_0
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     BUFGCE/I            n/a            1.379         6.154       4.775      BUFGCE_X1Y1           instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         6.154       5.083      MMCME3_ADV_X1Y0       instance_name/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X50Y87          uihdmitx_inst/Inst_clk_oserdese3_10to1/FSM_sequential_RD_S_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X49Y88          uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X49Y88          uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X49Y88          uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[2]/C
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X49Y59          uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X49Y59          uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[1]/C
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X50Y87          uihdmitx_inst/Inst_clk_oserdese3_10to1/FSM_sequential_RD_S_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X49Y88          uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[0]/C
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.611       1.906      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.605       1.912      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.600       1.917      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.595       1.922      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.487       2.260      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.486       2.261      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.481       2.266      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.479       2.268      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5x_clk_wiz_0
  To Clock:  clk_out5x_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            4  Failing Endpoints,  Worst Slack       -0.020ns,  Total Violation       -0.054ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5x_clk_wiz_0
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I            n/a               1.379         3.077       1.698      BUFGCE_X1Y0           instance_name/inst/clkout3_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT2  n/a               1.071         3.077       2.006      MMCME3_ADV_X1Y0       instance_name/inst/mmcme3_adv_inst/CLKOUT2
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.340       -0.020     BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.337       -0.017     BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.329       -0.009     BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.328       -0.008     BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.367       0.133      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.364       0.136      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.358       0.142      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.353       0.147      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.993ns  (required time - arrival time)
  Source:                 vtc_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vtc_inst/v_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.677ns (31.314%)  route 1.485ns (68.686%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 19.277 - 15.385 ) 
    Source Clock Delay      (SCD):    3.974ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.335ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.309ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.762     3.974    vtc_inst/clk_out
    SLICE_X52Y70         FDCE                                         r  vtc_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     4.088 r  vtc_inst/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.338     4.426    vtc_inst/h_cnt_reg_n_0_[1]
    SLICE_X52Y70         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     4.619 r  vtc_inst/h_cnt[8]_i_2/O
                         net (fo=7, routed)           0.229     4.848    vtc_inst/h_cnt[8]_i_2_n_0
    SLICE_X52Y69         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.041 r  vtc_inst/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.209     5.250    vtc_inst/v_cnt[10]_i_3_n_0
    SLICE_X52Y69         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     5.427 r  vtc_inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.709     6.136    vtc_inst/v_cnt
    SLICE_X53Y68         FDCE                                         r  vtc_inst/v_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.579    19.277    vtc_inst/clk_out
    SLICE_X53Y68         FDCE                                         r  vtc_inst/v_cnt_reg[5]/C
                         clock pessimism             -0.021    19.256    
                         clock uncertainty           -0.079    19.177    
    SLICE_X53Y68         FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048    19.129    vtc_inst/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.129    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                 12.993    

Slack (MET) :             12.997ns  (required time - arrival time)
  Source:                 vtc_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vtc_inst/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.677ns (31.357%)  route 1.482ns (68.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 19.277 - 15.385 ) 
    Source Clock Delay      (SCD):    3.974ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.335ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.309ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.762     3.974    vtc_inst/clk_out
    SLICE_X52Y70         FDCE                                         r  vtc_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     4.088 r  vtc_inst/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.338     4.426    vtc_inst/h_cnt_reg_n_0_[1]
    SLICE_X52Y70         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     4.619 r  vtc_inst/h_cnt[8]_i_2/O
                         net (fo=7, routed)           0.229     4.848    vtc_inst/h_cnt[8]_i_2_n_0
    SLICE_X52Y69         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.041 r  vtc_inst/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.209     5.250    vtc_inst/v_cnt[10]_i_3_n_0
    SLICE_X52Y69         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     5.427 r  vtc_inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.706     6.133    vtc_inst/v_cnt
    SLICE_X53Y68         FDCE                                         r  vtc_inst/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.579    19.277    vtc_inst/clk_out
    SLICE_X53Y68         FDCE                                         r  vtc_inst/v_cnt_reg[1]/C
                         clock pessimism             -0.021    19.256    
                         clock uncertainty           -0.079    19.177    
    SLICE_X53Y68         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    19.130    vtc_inst/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.130    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                 12.997    

Slack (MET) :             12.997ns  (required time - arrival time)
  Source:                 vtc_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vtc_inst/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.677ns (31.357%)  route 1.482ns (68.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 19.277 - 15.385 ) 
    Source Clock Delay      (SCD):    3.974ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.335ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.309ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.762     3.974    vtc_inst/clk_out
    SLICE_X52Y70         FDCE                                         r  vtc_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     4.088 r  vtc_inst/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.338     4.426    vtc_inst/h_cnt_reg_n_0_[1]
    SLICE_X52Y70         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     4.619 r  vtc_inst/h_cnt[8]_i_2/O
                         net (fo=7, routed)           0.229     4.848    vtc_inst/h_cnt[8]_i_2_n_0
    SLICE_X52Y69         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.041 r  vtc_inst/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.209     5.250    vtc_inst/v_cnt[10]_i_3_n_0
    SLICE_X52Y69         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     5.427 r  vtc_inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.706     6.133    vtc_inst/v_cnt
    SLICE_X53Y68         FDCE                                         r  vtc_inst/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.579    19.277    vtc_inst/clk_out
    SLICE_X53Y68         FDCE                                         r  vtc_inst/v_cnt_reg[4]/C
                         clock pessimism             -0.021    19.256    
                         clock uncertainty           -0.079    19.177    
    SLICE_X53Y68         FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047    19.130    vtc_inst/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.130    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                 12.997    

Slack (MET) :             12.998ns  (required time - arrival time)
  Source:                 vtc_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vtc_inst/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.677ns (31.372%)  route 1.481ns (68.628%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 19.278 - 15.385 ) 
    Source Clock Delay      (SCD):    3.974ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.335ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.309ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.762     3.974    vtc_inst/clk_out
    SLICE_X52Y70         FDCE                                         r  vtc_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     4.088 r  vtc_inst/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.338     4.426    vtc_inst/h_cnt_reg_n_0_[1]
    SLICE_X52Y70         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     4.619 r  vtc_inst/h_cnt[8]_i_2/O
                         net (fo=7, routed)           0.229     4.848    vtc_inst/h_cnt[8]_i_2_n_0
    SLICE_X52Y69         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.041 r  vtc_inst/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.209     5.250    vtc_inst/v_cnt[10]_i_3_n_0
    SLICE_X52Y69         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     5.427 r  vtc_inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.705     6.132    vtc_inst/v_cnt
    SLICE_X54Y68         FDCE                                         r  vtc_inst/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.580    19.278    vtc_inst/clk_out
    SLICE_X54Y68         FDCE                                         r  vtc_inst/v_cnt_reg[3]/C
                         clock pessimism             -0.021    19.257    
                         clock uncertainty           -0.079    19.178    
    SLICE_X54Y68         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    19.130    vtc_inst/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.130    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                 12.998    

Slack (MET) :             13.002ns  (required time - arrival time)
  Source:                 vtc_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vtc_inst/v_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.677ns (31.415%)  route 1.478ns (68.585%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 19.278 - 15.385 ) 
    Source Clock Delay      (SCD):    3.974ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.335ns, distribution 1.427ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.309ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.762     3.974    vtc_inst/clk_out
    SLICE_X52Y70         FDCE                                         r  vtc_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     4.088 r  vtc_inst/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.338     4.426    vtc_inst/h_cnt_reg_n_0_[1]
    SLICE_X52Y70         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     4.619 r  vtc_inst/h_cnt[8]_i_2/O
                         net (fo=7, routed)           0.229     4.848    vtc_inst/h_cnt[8]_i_2_n_0
    SLICE_X52Y69         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.041 r  vtc_inst/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.209     5.250    vtc_inst/v_cnt[10]_i_3_n_0
    SLICE_X52Y69         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     5.427 r  vtc_inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.702     6.129    vtc_inst/v_cnt
    SLICE_X54Y68         FDCE                                         r  vtc_inst/v_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.580    19.278    vtc_inst/clk_out
    SLICE_X54Y68         FDCE                                         r  vtc_inst/v_cnt_reg[2]/C
                         clock pessimism             -0.021    19.257    
                         clock uncertainty           -0.079    19.178    
    SLICE_X54Y68         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    19.131    vtc_inst/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.131    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                 13.002    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.118ns (6.793%)  route 1.619ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 19.264 - 15.385 ) 
    Source Clock Delay      (SCD):    4.002ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.335ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.309ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.790     4.002    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.120 r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.619     5.739    uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/WE
    SLICE_X50Y61         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.566    19.264    uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/WCLK
    SLICE_X50Y61         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/DP/CLK
                         clock pessimism              0.041    19.306    
                         clock uncertainty           -0.079    19.226    
    SLICE_X50Y61         RAMD32 (Setup_G6LUT_SLICEM_CLK_WE)
                                                     -0.404    18.822    uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/DP
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.118ns (6.793%)  route 1.619ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 19.264 - 15.385 ) 
    Source Clock Delay      (SCD):    4.002ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.335ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.309ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.790     4.002    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.120 r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.619     5.739    uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/WE
    SLICE_X50Y61         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.566    19.264    uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/WCLK
    SLICE_X50Y61         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/SP/CLK
                         clock pessimism              0.041    19.306    
                         clock uncertainty           -0.079    19.226    
    SLICE_X50Y61         RAMD32 (Setup_H6LUT_SLICEM_CLK_WE)
                                                     -0.404    18.822    uihdmitx_inst/Inst_d1_serializer_10_1/bit[0].mem/SP
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.118ns (6.793%)  route 1.619ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 19.264 - 15.385 ) 
    Source Clock Delay      (SCD):    4.002ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.335ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.309ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.790     4.002    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.120 r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.619     5.739    uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/WE
    SLICE_X50Y61         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.566    19.264    uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/WCLK
    SLICE_X50Y61         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/DP/CLK
                         clock pessimism              0.041    19.306    
                         clock uncertainty           -0.079    19.226    
    SLICE_X50Y61         RAMD32 (Setup_G5LUT_SLICEM_CLK_WE)
                                                     -0.404    18.822    uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/DP
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.118ns (6.793%)  route 1.619ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 19.264 - 15.385 ) 
    Source Clock Delay      (SCD):    4.002ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.335ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.309ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.790     4.002    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.120 r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.619     5.739    uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/WE
    SLICE_X50Y61         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.566    19.264    uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/WCLK
    SLICE_X50Y61         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/SP/CLK
                         clock pessimism              0.041    19.306    
                         clock uncertainty           -0.079    19.226    
    SLICE_X50Y61         RAMD32 (Setup_H5LUT_SLICEM_CLK_WE)
                                                     -0.404    18.822    uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/SP
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/bit[2].mem/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.118ns (6.793%)  route 1.619ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 19.264 - 15.385 ) 
    Source Clock Delay      (SCD):    4.002ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.335ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.309ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.790     4.002    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.120 r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.619     5.739    uihdmitx_inst/Inst_d1_serializer_10_1/bit[2].mem/WE
    SLICE_X50Y61         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[2].mem/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.566    19.264    uihdmitx_inst/Inst_d1_serializer_10_1/bit[2].mem/WCLK
    SLICE_X50Y61         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[2].mem/DP/CLK
                         clock pessimism              0.041    19.306    
                         clock uncertainty           -0.079    19.226    
    SLICE_X50Y61         RAMD32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.404    18.822    uihdmitx_inst/Inst_d1_serializer_10_1/bit[2].mem/DP
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                 13.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.094ns (51.366%)  route 0.089ns (48.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.739ns (routing 0.127ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.142ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.739     2.244    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X52Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.293 r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[1]/Q
                         net (fo=6, routed)           0.077     2.370    uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg_n_0_[1]
    SLICE_X51Y60         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.045     2.415 r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst[5]_i_1__1/O
                         net (fo=1, routed)           0.012     2.427    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in__3[5]
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.892     2.418    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[5]/C
                         clock pessimism             -0.088     2.330    
    SLICE_X51Y60         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.386    uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.698ns (routing 0.127ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.833ns (routing 0.142ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.698     2.203    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.252 r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/Q
                         net (fo=2, routed)           0.035     2.287    uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg_n_0_[5]
    SLICE_X51Y59         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     2.302 r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst[5]_i_1__0/O
                         net (fo=1, routed)           0.012     2.314    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in__1[5]
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.833     2.359    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/C
                         clock pessimism             -0.151     2.208    
    SLICE_X51Y59         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.264    uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.094ns (49.215%)  route 0.097ns (50.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.859ns (routing 0.142ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.707     2.212    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.260 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[2]/Q
                         net (fo=5, routed)           0.081     2.341    uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg_n_0_[2]
    SLICE_X50Y88         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.046     2.387 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst[5]_i_1/O
                         net (fo=1, routed)           0.016     2.403    uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in[5]
    SLICE_X50Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.859     2.385    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X50Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[5]/C
                         clock pessimism             -0.088     2.296    
    SLICE_X50Y88         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.352    uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.737ns (routing 0.127ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.737     2.242    uihdmitx_inst/Inst_TMDSEncoder_red/CLK
    SLICE_X51Y64         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.290 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[2]/Q
                         net (fo=6, routed)           0.108     2.398    uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/D
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.891     2.417    uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/WCLK
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/DP/CLK
                         clock pessimism             -0.132     2.285    
    SLICE_X50Y64         RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.062     2.347    uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/DP
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.048ns (30.573%)  route 0.109ns (69.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.737ns (routing 0.127ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.737     2.242    uihdmitx_inst/Inst_TMDSEncoder_red/CLK
    SLICE_X51Y64         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.290 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[2]/Q
                         net (fo=6, routed)           0.109     2.399    uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/D
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.891     2.417    uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/WCLK
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/SP/CLK
                         clock pessimism             -0.132     2.285    
    SLICE_X50Y64         RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.062     2.347    uihdmitx_inst/Inst_d2_serializer_10_1/bit[2].mem/SP
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 tpg_inst/display_mode_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tpg_inst/display_mode_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.094ns (60.645%)  route 0.061ns (39.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.746ns (routing 0.127ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.142ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.746     2.251    tpg_inst/CLK
    SLICE_X50Y67         FDCE                                         r  tpg_inst/display_mode_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.300 r  tpg_inst/display_mode_cnt_reg[4]/Q
                         net (fo=6, routed)           0.045     2.345    tpg_inst/display_mode_cnt[4]
    SLICE_X50Y67         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.045     2.390 r  tpg_inst/display_mode_cnt[5]_i_2/O
                         net (fo=1, routed)           0.016     2.406    tpg_inst/display_mode_cnt[5]_i_2_n_0
    SLICE_X50Y67         FDCE                                         r  tpg_inst/display_mode_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.903     2.429    tpg_inst/CLK
    SLICE_X50Y67         FDCE                                         r  tpg_inst/display_mode_cnt_reg[5]/C
                         clock pessimism             -0.133     2.296    
    SLICE_X50Y67         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.352    tpg_inst/display_mode_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tpg_inst/display_mode_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tpg_inst/display_mode_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.095ns (60.509%)  route 0.062ns (39.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.746ns (routing 0.127ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.142ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.746     2.251    tpg_inst/CLK
    SLICE_X50Y67         FDCE                                         r  tpg_inst/display_mode_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.300 f  tpg_inst/display_mode_cnt_reg[4]/Q
                         net (fo=6, routed)           0.046     2.346    tpg_inst/display_mode_cnt[4]
    SLICE_X50Y67         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.046     2.392 r  tpg_inst/display_mode_cnt[3]_i_1/O
                         net (fo=1, routed)           0.016     2.408    tpg_inst/display_mode_cnt[3]_i_1_n_0
    SLICE_X50Y67         FDCE                                         r  tpg_inst/display_mode_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.903     2.429    tpg_inst/CLK
    SLICE_X50Y67         FDCE                                         r  tpg_inst/display_mode_cnt_reg[3]/C
                         clock pessimism             -0.133     2.296    
    SLICE_X50Y67         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.352    tpg_inst/display_mode_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.740ns (routing 0.127ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.740     2.245    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.294 r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[3]/Q
                         net (fo=31, routed)          0.134     2.428    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/A3
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.891     2.417    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/WCLK
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/DP/CLK
                         clock pessimism             -0.120     2.297    
    SLICE_X50Y64         RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.372    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/DP
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.740ns (routing 0.127ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.740     2.245    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.294 r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[3]/Q
                         net (fo=31, routed)          0.134     2.428    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/A3
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.891     2.417    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/WCLK
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/SP/CLK
                         clock pessimism             -0.120     2.297    
    SLICE_X50Y64         RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.372    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/SP
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.740ns (routing 0.127ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.740     2.245    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.294 r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[3]/Q
                         net (fo=31, routed)          0.134     2.428    uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/A3
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.891     2.417    uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/WCLK
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/DP/CLK
                         clock pessimism             -0.120     2.297    
    SLICE_X50Y64         RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.372    uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/DP
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         15.385      14.006     BUFGCE_X1Y2   instance_name/inst/clkout1_buf/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[0].mem/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[0].mem/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[2].mem/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[2].mem/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[5].mem/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[0].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[0].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[2].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[2].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[5].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[7].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y67  uihdmitx_inst/Inst_d0_serializer_10_1/bit[8].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y67  uihdmitx_inst/Inst_d0_serializer_10_1/bit[8].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y67  uihdmitx_inst/Inst_d0_serializer_10_1/bit[9].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y67  uihdmitx_inst/Inst_d0_serializer_10_1/bit[9].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y61  uihdmitx_inst/Inst_d1_serializer_10_1/bit[2].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y61  uihdmitx_inst/Inst_d1_serializer_10_1/bit[2].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y61  uihdmitx_inst/Inst_d1_serializer_10_1/bit[3].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y61  uihdmitx_inst/Inst_d1_serializer_10_1/bit[3].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y61  uihdmitx_inst/Inst_d1_serializer_10_1/bit[4].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y61  uihdmitx_inst/Inst_d1_serializer_10_1/bit[4].mem/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out2_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.883ns  (logic 0.308ns (16.357%)  route 1.575ns (83.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 22.326 - 18.462 ) 
    Source Clock Delay      (SCD):    3.948ns = ( 19.332 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.736ns (routing 0.335ns, distribution 1.401ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.309ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.736    19.332    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X50Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    19.449 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.020    20.469    uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0
    SLICE_X50Y88         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191    20.660 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1/O
                         net (fo=4, routed)           0.555    21.215    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1_n_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.524    22.326    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
                         clock pessimism             -0.168    22.158    
                         clock uncertainty           -0.199    21.959    
    SLICE_X51Y88         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    21.911    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.911    
                         arrival time                         -21.215    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.883ns  (logic 0.308ns (16.357%)  route 1.575ns (83.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 22.326 - 18.462 ) 
    Source Clock Delay      (SCD):    3.948ns = ( 19.332 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.736ns (routing 0.335ns, distribution 1.401ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.309ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.736    19.332    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X50Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    19.449 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.020    20.469    uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0
    SLICE_X50Y88         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191    20.660 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1/O
                         net (fo=4, routed)           0.555    21.215    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1_n_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.524    22.326    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
                         clock pessimism             -0.168    22.158    
                         clock uncertainty           -0.199    21.959    
    SLICE_X51Y88         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    21.911    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.911    
                         arrival time                         -21.215    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.880ns  (logic 0.308ns (16.383%)  route 1.572ns (83.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 22.326 - 18.462 ) 
    Source Clock Delay      (SCD):    3.948ns = ( 19.332 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.736ns (routing 0.335ns, distribution 1.401ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.309ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.736    19.332    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X50Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    19.449 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.020    20.469    uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0
    SLICE_X50Y88         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191    20.660 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1/O
                         net (fo=4, routed)           0.552    21.212    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1_n_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.524    22.326    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/C
                         clock pessimism             -0.168    22.158    
                         clock uncertainty           -0.199    21.959    
    SLICE_X51Y88         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    21.912    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         21.912    
                         arrival time                         -21.212    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.880ns  (logic 0.308ns (16.383%)  route 1.572ns (83.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 22.326 - 18.462 ) 
    Source Clock Delay      (SCD):    3.948ns = ( 19.332 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.736ns (routing 0.335ns, distribution 1.401ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.309ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.736    19.332    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X50Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    19.449 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.020    20.469    uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0
    SLICE_X50Y88         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191    20.660 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1/O
                         net (fo=4, routed)           0.552    21.212    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1_n_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.524    22.326    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/C
                         clock pessimism             -0.168    22.158    
                         clock uncertainty           -0.199    21.959    
    SLICE_X51Y88         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    21.912    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.912    
                         arrival time                         -21.212    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.648ns  (logic 0.118ns (7.160%)  route 1.530ns (92.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 22.343 - 18.462 ) 
    Source Clock Delay      (SCD):    4.002ns = ( 19.386 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.790ns (routing 0.335ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.309ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.790    19.386    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118    19.504 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.530    21.034    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.541    22.343    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]/C
                         clock pessimism             -0.168    22.175    
                         clock uncertainty           -0.199    21.976    
    SLICE_X50Y62         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.083    21.893    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.893    
                         arrival time                         -21.034    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.648ns  (logic 0.118ns (7.160%)  route 1.530ns (92.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 22.343 - 18.462 ) 
    Source Clock Delay      (SCD):    4.002ns = ( 19.386 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.790ns (routing 0.335ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.309ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.790    19.386    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118    19.504 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.530    21.034    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.541    22.343    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]/C
                         clock pessimism             -0.168    22.175    
                         clock uncertainty           -0.199    21.976    
    SLICE_X50Y62         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.083    21.893    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.893    
                         arrival time                         -21.034    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.587ns  (logic 0.117ns (7.372%)  route 1.470ns (92.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 22.343 - 18.462 ) 
    Source Clock Delay      (SCD):    4.007ns = ( 19.391 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.795ns (routing 0.335ns, distribution 1.460ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.309ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.795    19.391    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    19.508 f  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.470    20.978    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.541    22.343    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/C
                         clock pessimism             -0.168    22.175    
                         clock uncertainty           -0.199    21.976    
    SLICE_X51Y63         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    21.893    uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.893    
                         arrival time                         -20.978    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.587ns  (logic 0.117ns (7.372%)  route 1.470ns (92.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 22.343 - 18.462 ) 
    Source Clock Delay      (SCD):    4.007ns = ( 19.391 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.795ns (routing 0.335ns, distribution 1.460ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.309ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.795    19.391    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    19.508 f  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.470    20.978    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.541    22.343    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[1]/C
                         clock pessimism             -0.168    22.175    
                         clock uncertainty           -0.199    21.976    
    SLICE_X51Y63         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083    21.893    uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         21.893    
                         arrival time                         -20.978    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.587ns  (logic 0.117ns (7.372%)  route 1.470ns (92.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 22.343 - 18.462 ) 
    Source Clock Delay      (SCD):    4.007ns = ( 19.391 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.795ns (routing 0.335ns, distribution 1.460ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.309ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.795    19.391    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    19.508 f  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.470    20.978    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.541    22.343    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[2]/C
                         clock pessimism             -0.168    22.175    
                         clock uncertainty           -0.199    21.976    
    SLICE_X51Y63         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083    21.893    uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.893    
                         arrival time                         -20.978    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.587ns  (logic 0.117ns (7.372%)  route 1.470ns (92.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 22.343 - 18.462 ) 
    Source Clock Delay      (SCD):    4.007ns = ( 19.391 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.795ns (routing 0.335ns, distribution 1.460ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.309ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         1.795    19.391    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    19.508 f  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.470    20.978    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.541    22.343    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[3]/C
                         clock pessimism             -0.168    22.175    
                         clock uncertainty           -0.199    21.976    
    SLICE_X51Y63         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083    21.893    uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.893    
                         arrival time                         -20.978    
  -------------------------------------------------------------------
                         slack                                  0.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/bit[4].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.255ns (56.541%)  route 0.196ns (43.459%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.741ns (routing 0.127ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.142ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.741     2.246    uihdmitx_inst/Inst_d2_serializer_10_1/bit[4].mem/WCLK
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[4].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.150     2.396 r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[4].mem/DP/O
                         net (fo=2, routed)           0.144     2.540    uihdmitx_inst/Inst_d2_serializer_10_1/rd_curr[4]
    SLICE_X49Y63         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.052     2.592 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_2__0/O
                         net (fo=1, routed)           0.036     2.628    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_2__0_n_0
    SLICE_X49Y63         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.053     2.681 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_1__0/O
                         net (fo=1, routed)           0.016     2.697    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]_i_1__0_n_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.860     2.387    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/C
                         clock pessimism              0.025     2.412    
                         clock uncertainty            0.199     2.611    
    SLICE_X49Y63         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.667    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/bit[6].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.151ns (33.407%)  route 0.301ns (66.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.742ns (routing 0.127ns, distribution 0.615ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.142ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.742     2.247    uihdmitx_inst/Inst_d1_serializer_10_1/bit[6].mem/WCLK
    SLICE_X50Y61         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[6].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.151     2.398 r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[6].mem/DP/O
                         net (fo=2, routed)           0.301     2.699    uihdmitx_inst/Inst_d1_serializer_10_1/rd_curr[6]
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.858     2.385    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[6]/C
                         clock pessimism              0.025     2.410    
                         clock uncertainty            0.199     2.609    
    SLICE_X49Y60         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.665    uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/bit[7].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.157ns (33.763%)  route 0.308ns (66.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.732ns (routing 0.127ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.142ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.732     2.237    uihdmitx_inst/Inst_d0_serializer_10_1/bit[7].mem/WCLK
    SLICE_X50Y68         RAMD32                                       r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[7].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.157     2.394 r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[7].mem/DP/O
                         net (fo=2, routed)           0.308     2.702    uihdmitx_inst/Inst_d0_serializer_10_1/rd_curr[7]
    SLICE_X51Y68         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.861     2.388    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y68         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[7]/C
                         clock pessimism              0.025     2.413    
                         clock uncertainty            0.199     2.612    
    SLICE_X51Y68         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.667    uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/bit[6].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.151ns (32.196%)  route 0.318ns (67.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.732ns (routing 0.127ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.142ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.732     2.237    uihdmitx_inst/Inst_d0_serializer_10_1/bit[6].mem/WCLK
    SLICE_X50Y68         RAMD32                                       r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[6].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.151     2.388 r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[6].mem/DP/O
                         net (fo=2, routed)           0.318     2.706    uihdmitx_inst/Inst_d0_serializer_10_1/rd_curr[6]
    SLICE_X51Y68         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.861     2.388    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y68         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[6]/C
                         clock pessimism              0.025     2.413    
                         clock uncertainty            0.199     2.612    
    SLICE_X51Y68         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.668    uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/bit[8].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.149ns (33.559%)  route 0.295ns (66.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.748ns (routing 0.127ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.849ns (routing 0.142ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.748     2.253    uihdmitx_inst/Inst_d0_serializer_10_1/bit[8].mem/WCLK
    SLICE_X50Y67         RAMD32                                       r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[8].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.149     2.402 r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[8].mem/DP/O
                         net (fo=1, routed)           0.295     2.697    uihdmitx_inst/Inst_d0_serializer_10_1/rd_curr[8]
    SLICE_X49Y67         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.849     2.376    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y67         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[8]/C
                         clock pessimism              0.025     2.401    
                         clock uncertainty            0.199     2.600    
    SLICE_X49Y67         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.656    uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.221ns (47.222%)  route 0.247ns (52.778%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.732ns (routing 0.127ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.142ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.732     2.237    uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/WCLK
    SLICE_X50Y68         RAMD32                                       r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.151     2.388 r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/DP/O
                         net (fo=2, routed)           0.073     2.461    uihdmitx_inst/Inst_d0_serializer_10_1/rd_curr[2]
    SLICE_X50Y69         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.016     2.477 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[2]_i_2__2/O
                         net (fo=1, routed)           0.158     2.635    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[2]_i_2__2_n_0
    SLICE_X50Y69         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.054     2.689 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[2]_i_1__2/O
                         net (fo=1, routed)           0.016     2.705    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[2]_i_1__2_n_0
    SLICE_X50Y69         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.857     2.384    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y69         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/C
                         clock pessimism              0.025     2.409    
                         clock uncertainty            0.199     2.608    
    SLICE_X50Y69         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.664    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/bit[7].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.157ns (34.056%)  route 0.304ns (65.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.741ns (routing 0.127ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.142ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.741     2.246    uihdmitx_inst/Inst_d2_serializer_10_1/bit[7].mem/WCLK
    SLICE_X50Y64         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[7].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.157     2.403 r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[7].mem/DP/O
                         net (fo=2, routed)           0.304     2.707    uihdmitx_inst/Inst_d2_serializer_10_1/rd_curr[7]
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.857     2.384    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[7]/C
                         clock pessimism              0.025     2.409    
                         clock uncertainty            0.199     2.608    
    SLICE_X49Y63         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.663    uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[7].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.157ns (33.053%)  route 0.318ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.713ns (routing 0.127ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.142ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.713     2.218    uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[7].mem/WCLK
    SLICE_X50Y89         RAMD32                                       r  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[7].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.157     2.375 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[7].mem/DP/O
                         net (fo=2, routed)           0.318     2.693    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_curr[7]
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.842     2.369    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X51Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[7]/C
                         clock pessimism              0.025     2.394    
                         clock uncertainty            0.199     2.593    
    SLICE_X51Y88         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.648    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/bit[8].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.149ns (32.112%)  route 0.315ns (67.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.741ns (routing 0.127ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.142ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.741     2.246    uihdmitx_inst/Inst_d2_serializer_10_1/bit[8].mem/WCLK
    SLICE_X50Y63         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[8].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.149     2.395 r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[8].mem/DP/O
                         net (fo=1, routed)           0.315     2.710    uihdmitx_inst/Inst_d2_serializer_10_1/rd_curr[8]
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.857     2.384    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[8]/C
                         clock pessimism              0.025     2.409    
                         clock uncertainty            0.199     2.608    
    SLICE_X49Y63         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.664    uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/bit[9].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.158ns (34.348%)  route 0.302ns (65.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.746ns (routing 0.127ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.142ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=204, routed)         0.746     2.251    uihdmitx_inst/Inst_d1_serializer_10_1/bit[9].mem/WCLK
    SLICE_X50Y60         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[9].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.158     2.409 r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[9].mem/DP/O
                         net (fo=1, routed)           0.302     2.711    uihdmitx_inst/Inst_d1_serializer_10_1/rd_curr[9]
    SLICE_X50Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.857     2.384    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[9]/C
                         clock pessimism              0.025     2.409    
                         clock uncertainty            0.199     2.608    
    SLICE_X50Y60         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     2.663    uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.048    





