						
#	Register Address	Default Value	R/W Property	Register Name	Register Description	Feature Set
						
	# addr = 0x0			UPHY14_TRX_ANAREG_BOT_0	Analog Register 0	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	FFE_RES2_SEL_E_LANE[3:0]	FFE 2nd Stage Even Path Resistor Selection (changes DC Gain)	
	[3:0]	4'hf	r/w	FFE_CAP2_SEL_E_LANE[3:0]	FFE 2nd Stage Even Path Cap Selection (changes Peak Gain)	
						
	# addr = 0x4			UPHY14_TRX_ANAREG_BOT_1	Analog Register 1	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	FFE_VICM1_LANE[1:0]	FFE 1st Stage VCM Selection	
	[5:4]	2'h1	r/w	FFE_VICM2_LANE[1:0]	FFE 2st Stage VCM Selection	
	3	1	r/w	EN_F0_D_LANE	Turn On Or Off F0 Branch In Data Samplers When Use As Error Sampler (DFE_F0_POL_EN_D = 1)	
	2	1	r/w	EN_F0_S_LANE	Turn On Or Off F0 Branch In Slicer Samplers When Use As Error Sampler (DFE_F0_POL_EN_S = 1)	
	[1:0]	2'h0	r/w	HPF_BW_LANE[1:0]	RX Input HPF BW Selection	
						
	# addr = 0x8			UPHY14_TRX_ANAREG_BOT_2	Analog Register 2	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RXIMPCAL_EN_LANE	Rx Impedence Calibration Enable	
	[6:2]	5'h10	r/w	IMPCAL_RX_LANE[4:0]	Rx Impedence Calibration Code	
	1	0	r/w	SQ_OFFSET_CAL_EN_LANE	Power Up SQ Offset Calibration Enable	
	0	0	r/w	RESERVED		
						
	# addr = 0xc			UPHY14_TRX_ANAREG_BOT_3	Analog Register 3	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h00	r/w	SQ_OFFSET_LANE[4:0]	SQ Offset Calibration Results	
	[2:1]	2'h3	r/w	SQ_THRIPTAT_LANE[1:0]	Select The IPTAT Current For SQ Threshold Temperature Compensation	
	0	0	r/w	RESERVED		
						
	# addr = 0x10			UPHY14_TRX_ANAREG_BOT_4	Analog Register 4	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h04	r/w	SQ_THRESH_LANE[5:0]	SQ Threshold Calibration Results	
	[1:0]	2'h0	r/w	SQ_OFFSETCAL_SEL_LANE[1:0]	TBD	
						
	# addr = 0x14			UPHY14_TRX_ANAREG_BOT_5	Analog Register 5	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	SQ_LINEAR_DISABLE_LANE	TBD	
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x18			UPHY14_TRX_ANAREG_BOT_6	Analog Register 6	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h00	r/w	TEST_LANE[7:0]	Test Bus Selection	
						
	# addr = 0x1c			UPHY14_TRX_ANAREG_BOT_7	Analog Register 7	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h3	r/w	DLL_FREQ_SEL_LANE[1:0]	Speed Control Of DLL.	
	[5:3]	3'h4	r/w	DLL_GMSEL_LANE[2:0]	Gm Strength Control Of DLL.	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x20			UPHY14_TRX_ANAREG_BOT_8	Analog Register 8	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	DLL_CMP_OFFSET_LANE[3:0]	Control Strength Of Of Current DAC To Compensate The Offset Of DLL Comparator.	
	[3:2]	2'h0	r/w	DLL_PD_SEL_LANE[1:0]	Control The Input Of DLL Comparator	
	[1:0]	2'h3	r/w	EOM_DLL_FREQ_SEL_LANE[1:0]	Speed Control Of EOM DLL.	
						
	# addr = 0x24			UPHY14_TRX_ANAREG_BOT_9	Analog Register 9	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	EOM_DLL_GMSEL_LANE[2:0]	Gm Strength Control Of EOM DLL.	
	4	0	r/w	EOM_SSC_CLK_EN_LANE	Control EOM_CKOUT_SSC Clock.	
	3	0	r/w	EOM_RESET_INTP_EXT_LANE	Force The EOM Interpolator's Digital Phase Select Circuitry Into A Valid State.	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x28			UPHY14_TRX_ANAREG_BOT_10	Analog Register 10	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h00	r/w	EOM_DPHER_LANE[6:0]	Control The Shifted Phase.	
	0	0	r/w	EOM_DPHERCK_LANE	Clock Used To Read In EOM_DPHER[6:0]	
						
	# addr = 0x2c			UPHY14_TRX_ANAREG_BOT_11	Analog Register 11	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	DLL_CMP_CAL_EN_LANE	Control The Calibration Of DLL Comparator.	
	[6:5]	2'h1	r/w	EOM_DPHERCK_DLY_SEL_LANE[1:0]	Control Hold Time Of EOM Inpterpolator	
	[4:1]	4'he	r/w	INTPI_LANE[3:0]	Control Bias Current Of PI.	
	0	0	r/w	ALIGN90_CMP_CAL_EN_LANE	Control The Comparator Calibration Of Phase Shifter	
						
	# addr = 0x30			UPHY14_TRX_ANAREG_BOT_12	Analog Register 12	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	ALIGN90_CMP_OFFSET_LANE[3:0]	Control Strength Of Of Current DAC To Compensate The Offset Of PD Comparator.	
	[3:1]	3'h3	r/w	ALIGN90_GM_LANE[2:0]	Control Gm Strength Of Phase Shifter.	
	0	0	r/w	RESERVED		
						
	# addr = 0x34			UPHY14_TRX_ANAREG_BOT_13	Analog Register 13	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h31	r/w	ALIGN90_DAC_LANE[5:0]	Control Gate Bias Voltage Of Pahse Shifter	
	1	1	r/w	ALIGN90_DUMMY_CLK_LANE	Control The Dummy Clock	
	0	0	r/w	ALIGN90_SYN_CLK_LANE	Syn Clock To Read In ALIGN90_GM[2:0] And ALIGN90_DAC[5:0]	
						
	# addr = 0x38			UPHY14_TRX_ANAREG_BOT_14	Analog Register 14	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1e	r/w	ALIGN90_REF_LANE[5:0]	Control The Reference Voltage For PD's Comparator	
	1	0	r/w	ALIGN90_REF_FILT_BW_LANE	Control The Filter Bandwidth Of Gate Voltage	
	0	0	r/w	EOM_ALIGN_EN_LANE	Control DATA And EOM Alignment	
						
	# addr = 0x3c			UPHY14_TRX_ANAREG_BOT_15	Analog Register 15	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	EOM_ALIGN_CMP_CAL_EN_LANE	Control Comparator Calibration Of EOM Alignment	
	6	0	r/w	EOM_ALIGN_PD_SEL_LANE	Use Comparator To Control The Phase Of EOM	
	[5:2]	4'h8	r/w	EOM_ALIGN_CMP_OFSTDAC_LANE[3:0]	Control Strength Of Of Current DAC To Compensate The Offset Of EOM Alignment Comparator.	
	1	1	r/w	RXDCC_EN_EOMCLK_LANE	Control DCC For EOM Clock	
	0	0	r/w	RESERVED		
						
	# addr = 0x40			UPHY14_TRX_ANAREG_BOT_16	Analog Register 16	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h20	r/w	RXDCC_EOMCLK_LANE[5:0]	Control Voltage DAC For EOM Clock DCC.	
	1	0	r/w	RXDCC_HG_EOMCLK_LANE	Control High Gain Setting For EOM Clock DCC	
	0	0	r/w	RXDCC_CAL_EN_LANE	Control DCC Calibration.	
						
	# addr = 0x44			UPHY14_TRX_ANAREG_BOT_17	Analog Register 17	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	TRXDCCIN_SEL_LANE[2:0]	Control The Input Of DCC Comparator	
	4	0	r/w	RXDCC_DAC_SYNC_CLK_LANE	Syn Clock Is Used To Read In RXDCC_DLLCLK[5:0], RXDCC_DATACLK[5:0] Or RXDCC_EOMCLK[5:0].	
	[3:2]	2'h2	r/w	IDCON_CUR_LANE[1:0]	VDDA_DATA Bleeding Current Setting While Enabled:	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x48			UPHY14_TRX_ANAREG_BOT_18	Analog Register 18	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	TX_REG_SPEED_TRK_CLK_LANE[2:0]	Regulator Setting To Have VDDA_CLK And VDDA_PRE Track TX Speed For Different Output Current.	
	[4:2]	3'h7	r/w	TX_REG_SPEED_TRK_DATA_LANE[2:0]	Regulator Setting To Have VDDA_DATA Track TX Speed For Different Output Current.	
	1	0	r/w	IDCON_VDDADATA_LANE	Enable VDDA_DATA Bleeding Current To Reduce Power Ripple. Default: Disabled.	
	0	0	r/w	RESERVED		
						
	# addr = 0x4c			UPHY14_TRX_ANAREG_BOT_19	Analog Register 19	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	SLEWRATE_EN_LANE[1:0]	Enable The TX Driver Slew Rate Control Function.	
	[5:4]	2'h0	r/w	SLEWCTRL0_LANE[1:0]	Slew Rate Setting When SLEWRATE_EN[0]=1 Or SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.	
	[3:2]	2'h0	r/w	SLEWCTRL1_LANE[1:0]	Slew Rate Setting Only When SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.	
	1	0	r/w	PATH_DISABLE_EDGE_LANE	Disables Edge Samplers Clock Mux To Save Power. Use In Low Data Rate	
	0	0	r/w	SMPLR_CAL_EN_LANE	Enables Sampler Calibration	
						
	# addr = 0x50			UPHY14_TRX_ANAREG_BOT_20	Analog Register 20	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	SMPLR_CAL_SEL_LANE[2:0]	Selects Which Sampler To Calibrate. Depends On F1 Polarity.	
	[4:3]	2'h0	r/w	DFE_RES_F0_LANE[1:0]	Changes The F0 Resolution Per Step	
	[2:1]	2'h0	r/w	DFE_RES_F1_LANE[1:0]	Changes The F1 Resolution Per Step	
	0	0	r/w	DFE_RES_F234_LANE	Changes F2 Resolution	
						
	# addr = 0x54			UPHY14_TRX_ANAREG_BOT_21	Analog Register 21	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	DFE_RES_F567_LANE	Changes F5,F6,F7 Resolution	
	6	0	r/w	DFE_RES_F8TO15_LANE	Changes F8 To F15 Resolution	
	5	0	r/w	DFE_RES_FLOATING_LANE	Changes Floating Tap Resolution	
	4	1	r/w	PU_VCM_LANE	Power Up Sampler Input Common Mode Buffer	
	3	1	r/w	EN_DFE_F0_LANE	Enables DFE F0 Adaptation	
	2	1	r/w	EN_DFE_F1TO3_LANE	Enables DFE Tap 1 To Tap 3 Adaptation	
	1	1	r/w	EN_DFE_F4TO7_LANE	Enables DFE Tap 4 To Tap 7 Adaptation	
	0	1	r/w	EN_DFE_F8TO15_LANE	Enables DFE Tap 8 To Tap 15 Adaptation	
						
	# addr = 0x58			UPHY14_TRX_ANAREG_BOT_22	Analog Register 22	
	[31:8]	0	r/w	RESERVED		
	7	1	r/w	EN_DFE_FLOATING_LANE	Enables DFE Floating Tap 1 To Tap 6	
	6	0	r/w	EOM_EN_S_LANE	Control The Clock Used By Slicer Samplers. Slicer Samplers Is In EOM Mode	
	5	0	r/w	EOM_EN_D_LANE	Control The Clock Used By Data Samplers. Data Samplers Is In EOM Mode	
	4	0	r/w	EOM_EN_E_LANE	Control The Clock Used By Edge Samplers.	
	3	0	r/w	PATH_DISABLE_D_LANE	Disables Data Samplers Clock Mux To Save Power.	
	2	0	r/w	PATH_DISABLE_S_LANE	Disables Slicer Samplers Clock Mux To Save Power.	
	1	0	r/w	DFE_RES_DOUBLE_LANE	Use To Double DFE Resolution At Low Data Rate Only To Achieve The DFE Range Required By DSP. Recommended Set To 1 When FFE_DATA_RATE[3:0] <= 6	
	0	0	r/w	RESERVED		
						
	# addr = 0x5c			UPHY14_TRX_ANAREG_BOT_23	Analog Register 23	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	DFE_XLAT_SEL_LANE[1:0]	Controls The Strength Of The Cross Couple Latch On The DFE Clock Path	
	[5:4]	2'h0	r/w	DFE_CLK_DLY_LANE[1:0]	Controls The DFE Clock Delay By Changing The Clock Inverter Strength So That Sampler Input Has More Hold Time	
	3	1	r/w	PU_F1P_D_E_LANE	Power Up Even F1P Data Sampler	
	2	1	r/w	PU_F1N_D_E_LANE	Power Up Even F1N Data Sampler	
	1	1	r/w	PU_F1P_S_E_LANE	Power Up Even F1P Slicer Sampler	
	0	1	r/w	PU_F1N_S_E_LANE	Power Up Even F1N Slicer Sampler	
						
	# addr = 0x60			UPHY14_TRX_ANAREG_BOT_24	Analog Register 24	
	[31:8]	0	r/w	RESERVED		
	7	1	r/w	PU_F1P_D_O_LANE	Power Up Odd F1P Data Sampler	
	6	1	r/w	PU_F1N_D_O_LANE	Power Up Odd F1N Data Sampler	
	5	1	r/w	PU_F1P_S_O_LANE	Power Up Odd F1P Slicer Sampler	
	4	1	r/w	PU_F1N_S_O_LANE	Power Up Odd F1N Slicer Sampler	
	3	1	r/w	VDDA_RXDLL_HALF_EN_LANE	Power Vdda_rxdll Output Enable	
	2	1	r/w	VDDA_RXCLK_HALF_EN_LANE	Power Vdda_rxclk Output Enable	
	1	0	r/w	TX_TDCAL_EN_LANE	Enable TX Timing Calibration Function.	
	0	0	r/w	TX_IDLECM_CAL_EN_LANE	Unused	
						
	# addr = 0x64			UPHY14_TRX_ANAREG_BOT_25	Analog Register 25	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h00	r/w	TX_IDLECM_DIG_LANE[4:0]	Unused	
	2	0	r/w	VDDA_RXINTP_HALF_EN_LANE	Vdda Regulator Voltage Half Enable	
	1	0	r/w	TX_TXCLK_ALIGN_EN_LANE	Enable TX_TXCLK_ALIGN	
	0	0	r/w	TX_TXCLK_32T_EN_LANE	Enable TX_TXCLK_32T	
						
	# addr = 0x68			UPHY14_TRX_ANAREG_BOT_26	Analog Register 26	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	TX_TXCLK_34T_EN_LANE	Enable TX_TXCLK_34T	
	6	0	r/w	TX_TXCLK_8T_EN_LANE	Enable TX_TXCLK_8T	
	5	0	r/w	TX_TXCLK_2X_EN_LANE	Enable TX_TXCLK_2X	
	4	1	r/w	AVDD1815_SEL_LANE	1.8V Or 1.5V Analog Power Supply Selection. 0: 1.5V 1: 1.8V	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x6c			UPHY14_TRX_ANAREG_BOT_27	Analog Register 27	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD3_LANE[7:0]	ANA_RSVD	
						
	# addr = 0x70			UPHY14_TRX_ANAREG_BOT_28	Analog Register 28	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD2_LANE[7:0]	ANA_RSVD	
						
	# addr = 0x74			UPHY14_TRX_ANAREG_BOT_29	Analog Register 29	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD1_LANE[7:0]	ANA_RSVD	
						
	# addr = 0x78			UPHY14_TRX_ANAREG_BOT_30	Analog Register 30	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD0_LANE[7:0]	ANA_RSVD	
						
	# addr = 0x200			UPHY14_TRX_ANAREG_TOP_128	Analog Register 128	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h6	r/w	FFE_RES1_SEL_LANE[3:0]	FFE 1st Stage Resistor Selection (changes DC Gain)	
	[3:0]	4'hc	r/w	FFE_CAP1_SEL_LANE[3:0]	FFE 1st Stage Cap Selection (changes Peak Gain)	
						
	# addr = 0x204			UPHY14_TRX_ANAREG_TOP_129	Analog Register 129	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	FFE_RES2_SEL_O_LANE[3:0]	FFE 2nd Stage Odd Path Resistor Selection (changes DC Gain)	
	[3:0]	4'hf	r/w	FFE_CAP2_SEL_O_LANE[3:0]	FFE 2nd Stage Odd Path Cap Selection (changes Peak Gain)	
						
	# addr = 0x208			UPHY14_TRX_ANAREG_TOP_130	Analog Register 130	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hf	r/w	FFE_DATA_RATE_LANE[3:0]	FFE Data Rate Selection	
	3	0	r/w	PU_LB_LANE	Internal Loopback Enable	
	2	0	r/w	PU_LB_DLY_LANE	Internal Loopback Enable Delay	
	[1:0]	2'h1	r/w	LPBK_ISEL_LANE[1:0]	Internal Loopback Current Selection At FFE Output	
						
	# addr = 0x20c			UPHY14_TRX_ANAREG_TOP_131	Analog Register 131	
	[31:8]	0	r/w	RESERVED		
	7	1	r/w	FFE_PULSE_EN_LANE	Turn On Or Off Rx_accap Pulse Generator (reduces DCW Effect Of The HPF After Rx_ffe)	
	[6:4]	3'h4	r/w	FFE_PULSE_DIV_LANE[2:0]	Pulse Period Selection Of Rx_accap Pulse Generator (effectively Changes Rx_accap HPF Bandwidth)	
	[3:2]	2'h1	r/w	FFE_PW_SEL_LANE[1:0]	Pulse Width Selection Of Rx_accap Pulse Generator (effectively Changes Rx_accap HPF Bandwidth)	
	1	0	r/w	SQ_CAL_PU_LANE	Power Up SQ Calibration	
	0	0	r/w	RESERVED		
						
	# addr = 0x210			UPHY14_TRX_ANAREG_TOP_132	Analog Register 132	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	SQ_AMPBW_LANE[1:0]	Select SQ Output Load Resistance	
	[5:4]	2'h0	r/w	SQ_AMPI_LANE[1:0]	Select SQ Amplifier Tail Current	
	[3:2]	2'h3	r/w	SQ_PKDETCAP_LANE[1:0]	Squelch Peak Detector Capacitor Setting	
	[1:0]	2'h0	r/w	SQ_PKDETI_LANE[1:0]	Squelch Peak Detector Capacitor Setting	
						
	# addr = 0x214			UPHY14_TRX_ANAREG_TOP_133	Analog Register 133	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h6	r/w	SQ_REFTHR_LANE[4:0]	Squelch Detector Threshold Setting Vpp Single Ended	
	2	0	r/w	SQ_THRESH_CAL_EN_LANE	SQ Threshold Calibration Enable	
	[1:0]	2'h0	r/w	INTPR_LANE[1:0]	Resistor Control Of PI.	
						
	# addr = 0x218			UPHY14_TRX_ANAREG_TOP_134	Analog Register 134	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	SSC_CLK_EN_LANE	Control CKOUT_SSC Clock.	
	6	0	r/w	RESET_INTP_EXT_LANE	Force The Interpolator's Digital Phase Select Circuitry Into A Valid State.	
	[5:4]	2'h1	r/w	DPHERCK_DLY_SEL_LANE[1:0]	Control Hold Time Of DATA Inpterpolator	
	3	1	r/w	CLK_DET_EN_LANE	Enable RX Data And EOM Clock Monitoring Circuit.	
	2	0	r/w	EOM_CLK_EN_LANE	Enable EOM Clock	
	1	1	r/w	PU_ALIGN90_LANE	Power Control Phase Shifter	
	0	1	r/w	RXDCC_EN_DLLCLK_LANE	Control DCC For DLL Clock	
						
	# addr = 0x21c			UPHY14_TRX_ANAREG_TOP_135	Analog Register 135	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h20	r/w	RXDCC_DLLCLK_LANE[5:0]	Control Voltage DAC For DLL Clock DCC.	
	1	0	r/w	RXDCC_HG_DLLCLK_LANE	Control High Gain Setting For DLL Clock DCC	
	0	1	r/w	RXDCC_EN_DATACLK_LANE	Control DCC For DATA Clock	
						
	# addr = 0x220			UPHY14_TRX_ANAREG_TOP_136	Analog Register 136	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h20	r/w	RXDCC_DATACLK_LANE[5:0]	Control Voltage DAC For DATA Clock DCC.MSB Is A Sign Bit.	
	1	0	r/w	RXDCC_HG_DATACLK_LANE	Control High Gain Setting For DATA Clock DCC	
	0	0	r/w	TRXDCC_CAL_CLK100KHZ_LANE	Clock Used In DCC	
						
	# addr = 0x224			UPHY14_TRX_ANAREG_TOP_137	Analog Register 137	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	SMPLR_CAL_EN_DLY_LANE	Delayed Version Of Sampler Calibration Enable To Avoid Stress	
	[6:5]	2'h0	r/w	OFST_RES_LANE[1:0]	Changes The Sampler Offset Resolution Per Step	
	4	1	r/w	PU_OS_LANE	Power Up Sampler Offset Circuits	
	[3:2]	2'h1	r/w	SEL_EDGE_DLY_LANE[1:0]	Chagnes The Timing For Edge Path Inside DEMUX1. This Depends On Phase Difference Between Edge Clock (leads) And Data Clock	
	[1:0]	2'h3	r/w	VICM_DFE_CTRL_LANE[1:0]	Set The Cascode Bias Of DFE Current Steering Relative To VICM Of 2nd Stage FFE	
						
	# addr = 0x228			UPHY14_TRX_ANAREG_TOP_138	Analog Register 138	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	DTL_CLK_SPEEDUP_LANE[2:0]	Controls Up-conversion Or Down-conversion Of DTL UP/DN Signals. 100b: 1/2 Down-conversion; 000b: No Down-conversion Or Down-convesion; 001b, 010b, And 011b: Up-conversion By 2X, 4X, And 8X, Respectively. For 28G Data Rate, The Default Is To Down-convert By 2X (100b) So That DTL Runs At 3.5G.	
	[4:2]	3'h0	r/w	RX_SPEED_DIV_LANE[2:0]	MSB RX_SPEED_DIV_LANE[2] Controls RX Clock Dividing Ratio; When Asserted, RX Clock Is Divided By 2 From PLL Clock. Lower 2 Bits RX_SPEED_DIV_LANE[1:0] Control Oversampling Ratio; 00b, 01b, 10b, And 11b Represent No Oversampling, 2X Oversampling, 4X Oversampling, And 8X Oversampling, Respectively. These Two Bits Control The Decimation Block. For 28G Default Data Rate, RX Clock Is Not Divided, And Decimation Is Passed Through, So The Default Is 000b.	
	[1:0]	2'h1	r/w	CDR_PATTERN_INDEX_LANE[1:0]	Indicates Desired 0->1 Or 1->0 Transition In The Pattern. 00 Means The Transition Is From A->b In "abcd" Pattern; 01 Means The Transition Is From B->c In "abcd", And 10 Means The Transition Is From C->d In "abcd".	
						
	# addr = 0x22c			UPHY14_TRX_ANAREG_TOP_139	Analog Register 139	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h3	r/w	CDR_PATTERN_LANE[3:0]	Default Pattern	
	[3:0]	4'h3	r/w	REG_SELMUPI_LANE[3:0]	Phase Loop Initial Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 011b Or 1/2; The MSB REG_SELMUPI_LANE[3] Is Ignored.	
						
	# addr = 0x230			UPHY14_TRX_ANAREG_TOP_140	Analog Register 140	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h4	r/w	REG_SELMUPF_LANE[3:0]	Phase Loop Final Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 100b Or 1/4; The MSB REG_SELMUPF_LANE[3] Is Ignored.	
	3	0	r/w	DEMUX2_SYNC_EN_LANE	When Asserted, Enables Synchronization Of Dividers In DEMUX2 Even If EOM Is Enabled. When DEMUX2_SYNC_EN Is 0, Synchronization Only Happens If EOM Is NOT Enabled. Synchronization = !EOM_EN | (EOM_EN & SYNC_EN).	
	2	0	r/w	FORCEUD_EN_LANE	Force UP/DN Signal For DTL; Used For Testing Only	
	1	0	r/w	FORCEUD_LANE	The UP/DN Signal Value To Be Forced.	
	0	0	r/w	RESERVED		
						
	# addr = 0x234			UPHY14_TRX_ANAREG_TOP_141	Analog Register 141	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	DTL_DLY_CTRL_LANE[1:0]	DTL Timing Control	
	5	0	r/w	REG_DTL_LOOP_FREEZE_LANE	If Asserted, Disables Frequency Loop. By Default, Do Not Disable Frequency Loop.	
	4	1	r/w	REG_SQUELCH_PLOOP_ON_LANE	When High, The Squelch Signal Will Only Freeze The Frequency Loop. The Phase Loop Will Keep Running And Tracking The Input Data. This Bit Is Added For Testing The RX Sensitivity. It Is Taken As Asynchronous Signal.	
	3	1	r/w	REG_SQ_DET_LANE	For Test Purpose, If It Is 1, It Is Used To OR With Sq_out	
	2	1	r/w	REG_FLOOP_EN_LANE	Enables DTL Frequency Loop	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x238			UPHY14_TRX_ANAREG_TOP_142	Analog Register 142	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	RX_REG0P9_SPEED_TRACK_CLK_LANE[2:0]	Control Strength Of The RX Regulater	
	4	0	r/w	RX_REG0P9_SPEED_TRACK_CLK_HALF_LANE	Control Strength Of The RX Regulater	
	[3:1]	3'h7	r/w	RX_REG0P9_SPEED_TRACK_DATA_LANE[2:0]	Control Data Speed Voltage	
	0	0	r/w	CALEN_VDDA_RXSAMPLER_LANE	Calibration Enable Of Vdda_rxsampler	
						
	# addr = 0x23c			UPHY14_TRX_ANAREG_TOP_143	Analog Register 143	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	CALEN_VDDA_RXDATACLK_LANE	Calibration Enable Of Vdda_rxdataclk	
	6	0	r/w	CALEN_VDDA_RXEOMCLK_LANE	Calibration Enable Of Vdda_rxeomclk	
	5	0	r/w	CALEN_VDDA_TXCLK_LANE	Calibration Enable Of Vdda_txclk	
	4	0	r/w	CALEN_VDDA_TXDATA_LANE	Calibration Enable Of Vdda_txdata	
	3	0	r/w	CALEN_VDDA_TXPRE_LANE	Calibration Enable Of Vdda_txpre	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x240			UPHY14_TRX_ANAREG_TOP_144	Analog Register 144	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h7	r/w	TXIMP_TUNEP_LANE[3:0]	TX Impedance Setting For PMOS Side, Default ~45ohm Without Tcoil	
	[3:0]	4'h8	r/w	TXIMP_TUNEN_LANE[3:0]	TX Impedance Setting For NMOS Side, Default ~45ohm Without Tcoil	
						
	# addr = 0x244			UPHY14_TRX_ANAREG_TOP_145	Analog Register 145	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	TX_TDTAP_SEL_LANE	Tap Selection For TX Timing Calibration Function. 0: Used For Tx Timing Calibration With Forced Data Pattern. 1: Used For Continuous Tx Timing Calibration (real Time).	
	6	0	r/w	LOCAL_ANA_TX2RX_LPBK_EN_LANE	Tx To RX Loopback Enable	
	5	0	r/w	TSEN_SEL_LANE	Temperature Sensor Selection	
	4	0	r/w	SLC_EN_FORCE_LANE	0: SLC_EN[6] Is Or Funciton; 1: SLC_EN[6] Is From Register SLC_EN_LANE[6]	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x248			UPHY14_TRX_ANAREG_TOP_146	Analog Register 146	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h3f	r/w	SLC_EN_LANE[6:0]	Enable Each Slice Inside Tx Drvier. Slice 7 Is For Emphasis And Timing Tracking.	
	0	1	r/w	TXDCC_EN_LANE	Enable TX DCC.	
						
	# addr = 0x24c			UPHY14_TRX_ANAREG_TOP_147	Analog Register 147	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	TXDCCCAL_EN_LANE	Enable TX DCC Calibration.	
	[6:1]	6'h20	r/w	TXDCC_CNT_LANE[5:0]	TX DCC Dac Setting.	
	0	0	r/w	TX_IMPCAL_BOT_LANE	Control Signal In TX Impedance Calibration. 1: Calibrate The Impedance Of NMOS (bottom) Branches. 0: Calibrate The Impedance Of PMOS (Top) Branches	
						
	# addr = 0x250			UPHY14_TRX_ANAREG_TOP_148	Analog Register 148	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	TXDCC_HG_LANE	Enable High Gain TX DCC When TX DCC Is Enabled.	
	6	0	r/w	RCAL_2ND_EN_LANE	Perform Impedance Calibration For PMOS Side Twice, Switch Main Branch And Mirrored Current In Between.	
	[5:4]	2'h0	r/w	HIZ_HOLD_CUR_LANE[1:0]	TX Common Mode Voltage Holding Current During TX Hiz Idle.	
	[3:2]	2'h0	r/w	TXDETRX_VTH_LANE[1:0]	TXDETRX Threshold Voltage Select	
	[1:0]	2'h0	r/w	TXDETRX_IMP_LANE[1:0]	Set TX Impedance When TXDETRX_START Is Enabled.	
						
	# addr = 0x254			UPHY14_TRX_ANAREG_TOP_149	Analog Register 149	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	TX_IMPCAL_EN_LANE	Enable TX Impedance Calibration.	
	6	0	r/w	TX_IMPCAL_SIDE_LANE	Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom) .Because For Each Time, Only Half Of The PMOS Branches (or NMOS Branches) Will Be Used During Calibartion.	
	[5:3]	3'h0	r/w	TXIMP_TUNEP0_LANE[2:0]	The Original LSB For Tx Impedance Setting Is Inteleved With 3 Bits Setting. Each Bit Control 1/3 Of The Branches Independently.	
	[2:0]	3'h0	r/w	TXIMP_TUNEN0_LANE[2:0]	The Original LSB For Tx Impedance Setting Is Inteleved With 3 Bits Setting. Each Bit Control 1/3 Of The Branches Independently.	
						
	# addr = 0x258			UPHY14_TRX_ANAREG_TOP_150	Analog Register 150	
	[31:8]	0	r/w	RESERVED		
	7	1	r/w	CLK_DIRECTION_REFCLK_LANE	Clock Direction Selection For Reference Clock	
	6	1	r/w	CLK_DIRECTION_LCPLL_LANE	Clock Direction Selection For LCPLL Clock	
	5	0	r/w	CLK_DIRECTION_RINGPLL_LANE	Clock Direction Selection For RINGPLL Clock	
	4	0	r/w	RX_CK_SEL_LANE	RX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL	
	3	0	r/w	TX_CK_SEL_LANE	TX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL	
	[2:0]	3'h0	r/w	TX_SPEED_DIV_LANE[2:0]	TX Speed Divider Control	
						
	# addr = 0x25c			UPHY14_TRX_ANAREG_TOP_151	Analog Register 151	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h20	r/w	TXDCCCAL_PDIV_CNT_LANE[5:0]	TX Post Divider Duty Cycle Correction	
	1	0	r/w	TXDCCCAL_PDIV_EN_LANE	Enable TX Post Divider Duty Cycle Correction	
	0	0	r/w	RESERVED		
						
	# addr = 0x260			UPHY14_TRX_ANAREG_TOP_152	Analog Register 152	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD7_LANE[7:0]	ANA_RSVD	
						
	# addr = 0x264			UPHY14_TRX_ANAREG_TOP_153	Analog Register 153	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD6_LANE[7:0]	ANA_RSVD	
						
	# addr = 0x268			UPHY14_TRX_ANAREG_TOP_154	Analog Register 154	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD5_LANE[7:0]	ANA_RSVD	
						
	# addr = 0x26c			UPHY14_TRX_ANAREG_TOP_155	Analog Register 155	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD4_LANE[7:0]	ANA_RSVD	
								
	# addr = 0x400			ana_dfee_reg_00	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_F0_D_E_LANE[5:0]	Controls F0 For Even Data Samplers. DFE_F0_D_E [5:0] Is The Magnitude. There Is NO Sign Bit. 			
								
	# addr = 0x404			ana_dfee_reg_01	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_F0_S_E_LANE[5:0]	Controls F0 For Even Slicer Samplers. DFE_F0_S_E [5:0] Is The Magnitude. There Is NO Sign Bit. 			
								
	# addr = 0x408			ana_dfee_reg_02	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	0	r/w	RESERVED				
	4	1'h0	r/w	DFE_F1_SIGN_E_LANE	Controls F1 For Even Samplers. Decode From DFE_F1_E[4:0] In Digital			
	[3:0]	4'h0	r/w	DFE_F1_POS_E_LANE[3:0]	Controls F1 For Even Samplers			
								
	# addr = 0x40c			ana_dfee_reg_03	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'b0	r/w	RESERVED				
	4	1'b0	r/w	RESERVED				
	[3:0]	4'h0	r/w	DFE_F1_NEG_E_LANE[3:0]	Controls F1 For Even Samplers. Decode From DFE_F1_E[4:0] In Digital			
								
	# addr = 0x410			ana_dfee_reg_04	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_F2_F1P_D_E_LANE[5:0]	Controls F2 For Even F1P Data Sampler. MSB Is Sign			
								
	# addr = 0x414			ana_dfee_reg_05	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_F2_F1N_D_E_LANE[5:0]	Controls F2 For Even F1N Data Sampler. MSB Is Sign			
								
	# addr = 0x418			ana_dfee_reg_06	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_F2_F1P_S_E_LANE[5:0]	Controls F2 For Even F1P Slicer Sampler. MSB Is Sign			
								
	# addr = 0x41c			ana_dfee_reg_07	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_F2_F1N_S_E_LANE[5:0]	Controls F2 For Even F1N Slicer Sampler. MSB Is Sign			
								
	# addr = 0x420			ana_dfee_reg_08	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F3_F1P_D_E_LANE[4:0]	Controls F3 For Even F1P Data Sampler. MSB Is Sign			
								
	# addr = 0x424			ana_dfee_reg_09	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F3_F1N_D_E_LANE[4:0]	Controls F3 For Even F1N Data Sampler. MSB Is Sign			
								
	# addr = 0x428			ana_dfee_reg_0a	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F3_F1P_S_E_LANE[4:0]	Controls F3 For Even F1P Slicer Sampler. MSB Is Sign			
								
	# addr = 0x42c			ana_dfee_reg_0b	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F3_F1N_S_E_LANE[4:0]	Controls F3 For Even F1N Slicer Sampler. MSB Is Sign			
								
	# addr = 0x430			ana_dfee_reg_0c	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_F4_E_LANE[5:0]	Controls F4 For Even Path. MSB Is Sign			
								
	# addr = 0x434			ana_dfee_reg_0d	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_F5_E_LANE[5:0]	Controls F5 For Even Path. MSB Is Sign			
								
	# addr = 0x438			ana_dfee_reg_0e	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_F6_E_LANE[5:0]	Controls F6 For Even Path. MSB Is Sign			
								
	# addr = 0x43c			ana_dfee_reg_0f	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F7_E_LANE[4:0]	Controls F7 For Even Path. MSB Is Sign			
								
	# addr = 0x440			ana_dfee_reg_10	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F8_E_LANE[4:0]	Controls F8 For Even Path. MSB Is Sign			
								
	# addr = 0x444			ana_dfee_reg_11	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F9_E_LANE[4:0]	Controls F9 For Even Path. MSB Is Sign			
								
	# addr = 0x448			ana_dfee_reg_12	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F10_E_LANE[4:0]	Controls F10 For Even Path. MSB Is Sign			
								
	# addr = 0x44c			ana_dfee_reg_13	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F11_E_LANE[4:0]	Controls F11 For Even Path. MSB Is Sign			
								
	# addr = 0x450			ana_dfee_reg_14	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F12_E_LANE[4:0]	Controls F12 For Even Path. MSB Is Sign			
								
	# addr = 0x454			ana_dfee_reg_15	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F13_E_LANE[4:0]	Controls F13 For Even Path. MSB Is Sign			
								
	# addr = 0x458			ana_dfee_reg_16	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F14_E_LANE[4:0]	Controls F14 For Even Path. MSB Is Sign			
								
	# addr = 0x45c			ana_dfee_reg_17	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED				
	[4:0]	5'h00	r/w	DFE_F15_E_LANE[4:0]	Controls F15 For Even Path. MSB Is Sign			
								
	# addr = 0x460			ana_dfee_reg_18	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	1'h0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_FF1_E_LANE[5:0]	Controls First Floating Tap For Even Path. MSB Is Sign			
								
	# addr = 0x464			ana_dfee_reg_19	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_FF2_E_LANE[5:0]	Controls Second Floating Tap For Even Path. MSB Is Sign			
								
	# addr = 0x468			ana_dfee_reg_1a	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_FF3_E_LANE[5:0]	Controls Third Floating Tap For Even Path. MSB Is Sign			
								
	# addr = 0x46c			ana_dfee_reg_1b	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_FF4_E_LANE[5:0]	Controls Fourth Floating Tap For Even Path. MSB Is Sign			
								
	# addr = 0x470			ana_dfee_reg_1c	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_FF5_E_LANE[5:0]	Controls Fifth Floating Tap For Even Path. MSB Is Sign			
								
	# addr = 0x474			ana_dfee_reg_1d	Analog_dfee_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_FF6_E_LANE[5:0]	Controls Sixth Floating Tap For Even Path. MSB Is Sign			
						
	# addr = 0x478			ana_dfee_reg_1e	Analog_dfee_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	OFST_F1P_SIGN_D_E_LANE	Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital	
	[4:0]	5'h00	r/w	OFST_F1P_POS_D_E_LANE[4:0]	Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital	
						
	# addr = 0x47c			ana_dfee_reg_1f	Analog_dfee_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED		
	[4:0]	5'h00	r/w	OFST_F1P_NEG_D_E_LANE[4:0]	Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital	
						
	# addr = 0x480			ana_dfee_reg_20	Analog_dfee_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	OFST_F1N_SIGN_D_E_LANE	Controls Offset For Even F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital	
	[4:0]	5'h00	r/w	OFST_F1N_POS_D_E_LANE[4:0]	Controls Offset For Even F1N Data Sampler	
						
	# addr = 0x484			ana_dfee_reg_21	Analog_dfee_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED		
	[4:0]	5'h00	r/w	OFST_F1N_NEG_D_E_LANE[4:0]	Controls Offset For Even F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital	
						
	# addr = 0x488			ana_dfee_reg_22	Analog_dfee_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	OFST_F1P_SIGN_S_E_LANE	Controls Offset For Even F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital	
	[4:0]	5'h00	r/w	OFST_F1P_POS_S_E_LANE[4:0]	Controls Offset For Even F1P Slicer Sampler	
						
	# addr = 0x48c			ana_dfee_reg_23	Analog_dfee_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED		
	[4:0]	5'h00	r/w	OFST_F1P_NEG_S_E_LANE[4:0]	Controls Offset For Even F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital	
						
	# addr = 0x490			ana_dfee_reg_24	Analog_dfee_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	OFST_F1N_SIGN_S_E_LANE	Controls Offset For Even F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital	
	[4:0]	5'h00	r/w	OFST_F1N_POS_S_E_LANE[4:0]	Controls Offset For Even F1N Slicer Sample	
						
	# addr = 0x494			ana_dfee_reg_25	Analog_dfee_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED		
	[4:0]	5'h00	r/w	OFST_F1N_NEG_S_E_LANE[4:0]	Controls Offset For Even F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital	
						
	# addr = 0x498			ana_dfee_reg_26	Analog_dfee_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	OFST_EDGE_SIGN_E_LANE	Controls Offset For Even Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital	
	[4:0]	5'h00	r/w	OFST_EDGE_POS_E_LANE[4:0]	Controls Offset For Even Edge Sampler	
						
	# addr = 0x49c			ana_dfee_reg_27	Analog_dfee_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED		
	[4:0]	5'h00	r/w	OFST_EDGE_NEG_E_LANE[4:0]	Controls Offset For Even Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital	
								
	# addr = 0x800			ana_dfeo_reg_00	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_F0_D_O_LANE[5:0]	Controls F0 For Odd Data Samplers. DFE_F0_D_E [5:0] Is The Magnitude. There Is NO Sign Bit. 			
								
	# addr = 0x804			ana_dfeo_reg_01	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h00	r/w	DFE_F0_S_O_LANE[5:0]	Controls F0 For Odd Slicer Samplers. DFE_F0_S_E [5:0] Is The Magnitude. There Is NO Sign Bit. 			
								
	# addr = 0x808			ana_dfeo_reg_02	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	0	r/w	RESERVED	
	4	1'h0	r/w	DFE_F1_SIGN_O_LANE	Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0] In Digital			
	[3:0]	4'h0	r/w	DFE_F1_POS_O_LANE[3:0]	Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0]			
								
	# addr = 0x80c			ana_dfeo_reg_03	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'b0	r/w	RESERVED	
	4	1'b0	r/w	RESERVED	
	[3:0]	4'h0	r/w	DFE_F1_NEG_O_LANE[3:0]	Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0] In Digital			
								
	# addr = 0x810			ana_dfeo_reg_04	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h0	r/w	DFE_F2_F1P_D_O_LANE[5:0]	Controls F2 For Odd F1P Data Sampler. MSB Is Sign			
								
	# addr = 0x814			ana_dfeo_reg_05	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h0	r/w	DFE_F2_F1N_D_O_LANE[5:0]	Controls F2 For Odd F1N Data Sampler. MSB Is Sign			
								
	# addr = 0x818			ana_dfeo_reg_06	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h0	r/w	DFE_F2_F1P_S_O_LANE[5:0]	Controls F2 For Odd F1P Slicer Sampler. MSB Is Sign			
								
	# addr = 0x81c			ana_dfeo_reg_07	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	[5:0]	6'h0	r/w	DFE_F2_F1N_S_O_LANE[5:0]	Controls F2 For Odd F1N Slicer Sampler. MSB Is Sign			
								
	# addr = 0x820			ana_dfeo_reg_08	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F3_F1P_D_O_LANE[4:0]	Controls F3 For Odd F1P Data Sampler. MSB Is Sign			
								
	# addr = 0x824			ana_dfeo_reg_09	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F3_F1N_D_O_LANE[4:0]	Controls F3 For Odd F1N Data Sampler. MSB Is Sign			
								
	# addr = 0x828			ana_dfeo_reg_0a	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F3_F1P_S_O_LANE[4:0]	Controls F3 For Odd F1P Slicer Sampler. MSB Is Sign			
								
	# addr = 0x82c			ana_dfeo_reg_0b	Analog_dfeo_related_register_N			
	[31:8]	0	r/w	RESERVED				
	7	0	r/w	RESERVED				
	6	0	r/w	RESERVED				
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F3_F1N_S_O_LANE[4:0]	Controls F3 For Odd F1N Slicer Sampler. MSB Is Sign			
						
	# addr = 0x830			ana_dfeo_reg_0c	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	DFE_F4_O_LANE[5:0]	Controls F4 For Odd Path. MSB Is Sign	
						
	# addr = 0x834			ana_dfeo_reg_0d	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	DFE_F5_O_LANE[5:0]	Controls F5 For Odd Path. MSB Is Sign	
						
	# addr = 0x838			ana_dfeo_reg_0e	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	DFE_F6_O_LANE[5:0]	Controls F6 For Odd Path. MSB Is Sign	
						
	# addr = 0x83c			ana_dfeo_reg_0f	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F7_O_LANE[4:0]	Controls F7 For Odd Path. MSB Is Sign	
						
	# addr = 0x840			ana_dfeo_reg_10	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F8_O_LANE[4:0]	Controls F8 For Odd Path. MSB Is Sign	
						
	# addr = 0x844			ana_dfeo_reg_11	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F9_O_LANE[4:0]	Controls F9 For Odd Path. MSB Is Sign	
						
	# addr = 0x848			ana_dfeo_reg_12	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F10_O_LANE[4:0]	Controls F10 For Odd Path. MSB Is Sign	
						
	# addr = 0x84c			ana_dfeo_reg_13	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F11_O_LANE[4:0]	Controls F11 For Odd Path. MSB Is Sign	
						
	# addr = 0x850			ana_dfeo_reg_14	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F12_O_LANE[4:0]	Controls F12 For Odd Path. MSB Is Sign	
						
	# addr = 0x854			ana_dfeo_reg_15	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F13_O_LANE[4:0]	Controls F13 For Odd Path. MSB Is Sign	
						
	# addr = 0x858			ana_dfeo_reg_16	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F14_O_LANE[4:0]	Controls F14 For Odd Path. MSB Is Sign	
						
	# addr = 0x85c			ana_dfeo_reg_17	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h0	r/w	DFE_F15_O_LANE[4:0]	Controls F15 For Odd Path. MSB Is Sign	
						
	# addr = 0x860			ana_dfeo_reg_18	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	DFE_FF1_O_LANE[5:0]	Controls First Floating Tap For Odd Path. MSB Is Sign	
						
	# addr = 0x864			ana_dfeo_reg_19	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	DFE_FF2_O_LANE[5:0]	Controls Second Floating Tap For Odd Path. MSB Is Sign	
						
	# addr = 0x868			ana_dfeo_reg_1a	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	DFE_FF3_O_LANE[5:0]	Controls Third Floating Tap For Odd Path. MSB Is Sign	
						
	# addr = 0x86c			ana_dfeo_reg_1b	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	DFE_FF4_O_LANE[5:0]	Controls Fourth Floating Tap For Odd Path. MSB Is Sign	
						
	# addr = 0x870			ana_dfeo_reg_1c	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	DFE_FF5_O_LANE[5:0]	Controls Fifth Floating Tap For Odd Path. MSB Is Sign	
						
	# addr = 0x874			ana_dfeo_reg_1d	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	DFE_FF6_O_LANE[5:0]	Controls Sixth Floating Tap For Odd Path. MSB Is Sign	
						
	# addr = 0x878			ana_dfeo_reg_1e	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	OFST_F1P_SIGN_D_O_LANE	Controls Offset For Odd F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital	
	[4:0]	5'h00	r/w	OFST_F1P_POS_D_O_LANE[4:0]	Controls Offset For Odd F1P Data Sampler	
						
	# addr = 0x87c			ana_dfeo_reg_1f	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h00	r/w	OFST_F1P_NEG_D_O_LANE[4:0]	Controls Offset For Odd F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital	
						
	# addr = 0x880			ana_dfeo_reg_20	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	OFST_F1N_SIGN_D_O_LANE	Controls Offset For Odd F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital	
	[4:0]	5'h00	r/w	OFST_F1N_POS_D_O_LANE[4:0]	Controls Offset For Odd F1N Data Sampler	
						
	# addr = 0x884			ana_dfeo_reg_21	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h00	r/w	OFST_F1N_NEG_D_O_LANE[4:0]	Controls Offset For Odd F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital	
						
	# addr = 0x888			ana_dfeo_reg_22	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	OFST_F1P_SIGN_S_O_LANE	Controls Offset For Odd F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital	
	[4:0]	5'h00	r/w	OFST_F1P_POS_S_O_LANE[4:0]	Controls Offset For Odd F1P Slicer Sampler	
						
	# addr = 0x88c			ana_dfeo_reg_23	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h00	r/w	OFST_F1P_NEG_S_O_LANE[4:0]	Controls Offset For Odd F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital	
						
	# addr = 0x890			ana_dfeo_reg_24	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	OFST_F1N_SIGN_S_O_LANE	Controls Offset For Odd F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital	
	[4:0]	5'h00	r/w	OFST_F1N_POS_S_O_LANE[4:0]	Controls Offset For Odd F1N Slicer Sampler	
						
	# addr = 0x894			ana_dfeo_reg_25	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h00	r/w	OFST_F1N_NEG_S_O_LANE[4:0]	Controls Offset For Odd F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital	
						
	# addr = 0x898			ana_dfeo_reg_26	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	OFST_EDGE_SIGN_O_LANE	Controls Offset For Odd Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital	
	[4:0]	5'h00	r/w	OFST_EDGE_POS_O_LANE[4:0]	Controls Offset For Odd Edge Sampler	
						
	# addr = 0x89c			ana_dfeo_reg_27	Analog_dfeo_related_register_N	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h00	r/w	OFST_EDGE_NEG_O_LANE[4:0]	Controls Offset For Odd Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital	
						
	# addr = 0x2000			pm_ctrl_tx_lane_reg1_lane	Power Control Tx Lane Register 1	
	31	0	r/w	ana_pu_tx_force_lane	Force PU_TX To Use Register Value Ana_pu_tx	internal
					0: controlled by internal logic. PU_TX is gated by PU_PLL.	
					1: use register ana_pu_tx	
	30	0	r/w	ana_pu_tx_lane	Powre Up TX.	internal
					Power up analog Tx block. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	ana_tx_idle_force_lane	TX Idle Signals Force.	internal
					This bit forces tx_idle to use the register settings instead of the internal logic result.	
	25	0	r/w	tx_drv_idle_cal_dis_lane	Transmitter Driver Idle Calibration Disable.	internal
					0: IDLE is 1 during power up sequence.	
					1: IDLE is controlled by input PIN_TX_IDLE during opwer up sequence	
	24	1	r/w	ANA_TX_IDLE_LANE	Transmitter Driver Idle.	
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
					0: Driver is not at common mode voltage, such as transmitting data	
					1: Driver is at common mode voltage	
					The common mode voltage varies by the transmitter amplitude setting.	
	23	0	r/w	ANA_IDLE_SYNC_EN_LANE	Idle Sync Enable	
					0: Analog part does not latch IDLE from digital part	
					1: Analog part latches IDLE if PU_TX=1, PU_PLL=1	
	22	0	r/w	ana_idle_sync_en_force_lane	Idle Sync Enable Force	internal
					Force idle sync enable value.	
					0: Do not force idle_sync_en	
					1: Force idle _sync_en value to register IDLE_SYNC_EN	
	21	0	r/w	RESERVED		
	20	0	r	PLL_READY_TX_LANE	PLL Ready Tx Read	
					Register read out value of PHY output port PIN_PLL_READY_TX   	
	19	0	r/w	RESERVED		
	18	0	r/w	pin_pll_ready_tx_lane	PLL Ready Tx	internal
					PHY output port PIN_PLL_READY_TX. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	17	0	r/w	txdetrx_out_src_sel_lane	TX-DETECT-RX Output Source Select	internal
					0: TX-Detect-RX is latched	
					1: sel TXDETRX_OUT direct from analog	
	16	0	r/w	ana_txdetrx_en_lane	Tx Detect Rx Enable	internal
					Power-on signal for rx detection. This bit must follow power control or speed change sequence and it is controlled by firmware.	
					0: TXDETRX module is not powered ON	
					1: Power on TXDETRX module	
	15	0	r/w	ana_txdetrx_start_lane	Tx Detect Rx Start	internal
					Rising edge triggers rx termination detection procedure. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	14	0	r/w	pin_txdetrx_valid_lane	TX Detect RX Result Is Valud.	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	[13:11]	3'h1	r/w	txdetrx_sampling_point_lane[2:0]	TX-Detect-RX Sampling Point.	internal
					Sets the TX-Detect-RX sampling delay.	
					Samping delay is this register value plus one us.	
	10	0	r/w	txdetrx_sampling_point_dbg_lane	Select Debug Mode For Txdetrx Sampling Point	internal
					0: follow the setting of txdetrx_sampling_point[1:0]	
					1: sample at 100us	
	9	0	r	p2_state_lane	P2 Power State	internal
					Indicate current state is P2 or not	
	8	0	r/w	RESERVED		
	7	0	r/w	ana_beacon_en_force_lane	Force ANA_BEACON_EN To Use Register Value	internal
					0: controlled by logic	
					1: use register ana_beacon_en value	
	6	0	r/w	ana_beacon_en_lane	Beacon Mode Enable	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	[5:4]	2'h0	r/w	BEACON_EN_DELAY_LANE[1:0]	Beacon Enable Delay	
					Delay ANA_TX_BEACON_EN signal to cover TXP/TXN garbage.	
					Because there could be a gap between IDLE and TX_BEACON_EN signal in analog side. There are some garbage after the falling edge of TX_BEACON_EN. This register delay TX_BEACON_EN is used to cover the cap with IDLE.	
					2'b00: 0 MCU clock period delay.	
					2'b01: 3 MCU clock period delay.	
					2'b10: 6 MCU clock period delay.	
					2'b11: 9 MCU clock period delay.	
	3	0	r/w	beacon_in_fm_pin_lane	Beacon Data From Pin	internal
					0: beacon_in comes from internal generated 25MHz.	
					1: Beacon_in comes from PIN_TX_ACJTAG_IN	
	2	0	r	txdetrx_out_lane	TX-Detect-RX Out	internal
					If txdetrx_out_src_sel =0, this is latch output of analog Tx detecr Rx out. If 0, this is unlatch signal.	
	1	0	r	txdetrx_sample_done_lane	TX-Detect-RX Sampling Is Done.	internal
					TX-Detect-RX sampling is done. This is used for Firmware in TX-Detect-Rx sequence.	
	0	0	r/w	RESERVED		
						
	# addr = 0x2004			pm_ctrl_tx_lane_reg2_lane	Power Control Tx Lane Register 2	
	31	0	r/w	ana_tx_idle_hiz_en_lane	Analog TX Idle Hiz Enable	internal
					Tx high-Z idle enable. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	30	0	r/w	ana_tx_less_cur_idle_lane	TX Less Current Idle	internal
					Tx less current idle enable. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	29	0	r	pin_pu_pll_rd_lane	PIN PU_PLL Value Read	internal
	28	0	r	pin_pu_tx_rd_lane	PIN PU_TX Value Read	internal
	27	0	r	pin_tx_idle_hiz_rd_lane	PIN TX_IDLE_HIZ Value Read	internal
	26	0	r	pin_tx_idle_rd_lane	PIN TX_IDLE Value Read	internal
	25	0	r	pin_tx_vcmhold_en_rd_lane	PIN TX Common Mode Voltage Enable Value Read	internal
	24	0	r	pin_txdetrx_en_rd_lane	PIN TX-DETECT-RX Enable Value Read	internal
	23	0	r	pin_tx_acjtag_en_rd_lane	PIN BEACON Enable Value Read	internal
	22	0	r/w	ana_tx_txclk_sync_en_lane	Tx Clock Sync Enable	internal
					This signal is used for analog lane alignment. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	21	0	r/w	RESERVED		
	20	1	r/w	ana_pu_drvreg_lane	Analog Power Up Driver Regulator	internal
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2008			input_tx_pin_reg0_lane	Input Interface Tx Lane Reg0	
	[31:28]	4'h9	r/w	phy_gen_tx_lane[3:0]	PHY Tx Speed Generation	internal
					Set value of phy_gen_tx when register phy_gen_tx_fm_reg is 1 or in isolation/scan mode.	
	ENUM				SATA mode: 	
					0h: 1.5 Gbps	
					1h: 3 Gbps	
					2h: 6 Gbps	
	ENUM				SAS mode: 	
					0h: 1.5 Gbps	
					1h: 3 Gbps	
					2h: 6 Gbps	
					3h: 12 Gbps	
					4h: 22.5 Gbps	
	ENUM				PCIE mode: 	
					0h: 2.5 Gbps	
					1h: 5 Gbps	
					2h: 8 Gbps	
					3h: 16 Gbps	
					USB3 mode: 	
					1h: 5 Gbps	
					2h: 10 Gbps	
	ENUM				SerDes mode: 	
					0h: 1.25 Gbps	
					1h: 3.125 Gbps	
					2h: 5.15625 Gbps	
					3h: 6.25 Gbps	
					4h: 10.3125 Gbps	
					5h: 12.1875 Gbps	
					6h: 12.5 Gbps	
					7h: 25.78125 Gbps	
					8h: 27.5 Gbps	
					9h: 28.125 Gbps	
	27	0	r/w	phy_gen_tx_fm_reg_lane	Force Value Of Phy_gen_tx From Register	internal
	26	0	r/w	power_state_p2_lane	P2 Power State	internal
					Set value of power_state_p2 when register power_state_p2_fm_reg is 1 or in isolation/scan mode.	
	25	0	r/w	power_state_p2_fm_reg_lane	Force Value Of Power_state_p2 From Register	internal
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	[22:19]	4'h0	r/w	remote_ctrl_field_reset_lane[3:0]	Remote Countrol Field Reset	internal
					Set value of remote_ctrl_field_reset when register remote_ctrl_field_reset_fm_reg is 1 or in isolation/scan mode.	
	18	0	r/w	remote_ctrl_field_reset_fm_reg_lane	Force Value Of Remote_ctrl_field_reset From Register	internal
	[17:12]	6'h0	r/w	remote_ctrl_field_lane[5:0]	Remote Countrol Field	internal
					Set value of remote_ctrl_field when register remote_ctrl_field_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	remote_ctrl_field_fm_reg_lane	Force Value Of Remote_ctrl_field From Register	internal
	[10:5]	6'h0	r/w	remote_status_field_lane[5:0]	Remote Status Field	internal
					Set value of remote_status_field when register remote_status_field_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	remote_status_field_fm_reg_lane	Force Value Of Remote_status_field From Register	internal
	3	0	r/w	pu_pll_lane	Power Up Pll	internal
					Set value of pu_pll when register pu_pll_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	pu_pll_fm_reg_lane	Force Value Of Pu_pll From Register	internal
	1	0	r/w	pu_tx_lane	Power Up Tx	internal
					Set value of pu_tx when register pu_tx_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_tx_fm_reg_lane	Force Value Of Pu_tx From Register	internal
						
	# addr = 0x200c			input_tx_pin_reg1_lane	Input Interface Tx Lane Reg1	
	[31:24]	8'h0	r/w	gpi_lane[7:0]	GPI	internal
					Set value of GPI when register gpi_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	gpi_fm_reg_lane	Force Value Of Gpi From Register	internal
	[22:7]	16'h0	r/w	reserved_input_tx_lane[15:0]	Tx Reserved Input	internal
					Set value of reserved_input_tx when register reserved_input_tx_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	reserved_input_tx_fm_reg_lane	Force Value Of Reserved_input_tx From Register	internal
	[5:4]	2'h0	r/w	tx_deemph_lane[1:0]	Tx De-emphasis	internal
					Set value of tx_deemph when register tx_deemph_fm_reg is 1 or in isolation/scan mode.	
	3	0	r/w	tx_deemph_fm_reg_lane	Force Value Of Tx_deemph From Register	internal
	2	0	r/w	SSC_EN_LANE	SSC Enable	
					Set value of ssc_en when register ssc_en_fm_reg is 1 or in isolation/scan mode.	
	1	0	r/w	SSC_EN_FM_REG_LANE	Force Value Of SSC_EN From Register	
	0	0	r/w	RESERVED		
						
	# addr = 0x2010			input_tx_pin_reg2_lane	Input Interface Tx Lane Reg2	
	[31:29]	3'h0	r/w	tx_margin_lane[2:0]	Tx Margin	internal
					Set value of tx_margin when register tx_margin_fm_reg is 1 or in isolation/scan mode.	
	28	0	r/w	tx_margin_fm_reg_lane	Force Value Of Tx_margin From Register	internal
	[27:12]	16'h0	r/w	ana_trx_ana_rsvd_out_lane[15:0]	Analog TRx Reserved Output	internal
					Set value of ana_trx_ana_rsvd_out when register ana_trx_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_trx_ana_rsvd_out_fm_reg_lane	Force Value Of Ana_trx_ana_rsvd_out From Registe	internal
	10	0	r/w	power_state_valid_fm_reg_lane	Force Value Of Power_state_valid From Register	internal
	9	0	r/w	power_state_valid_lane	Power State Valid	internal
					Set value of power_state_valid when register power_state_valid_fm_reg is 1 or in isolation/scan mode.	
	8	0	r/w	tx_acjtag_en_fm_reg_lane	Force Value Of Tx_acjtag_en From Register	internal
	7	0	r/w	tx_acjtag_en_lane	Tx Acjtag Mode Enable	internal
					Set value of tx_acjtag_en when register tx_acjtag_en_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	tx_train_enable_fm_reg_lane	Force Value Of Tx_train_enable From Register	internal
	5	0	r/w	tx_train_enable_lane	Tx Training Enable	internal
					Set value of tx_train_enable when register tx_train_enable_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	RESERVED		
	3	0	r/w	tx_train_frame_lock_enable_lane	Tx Training Frame Lock Enable	internal
					Set value of tx_train_frame_lock_enable when register tx_train_frame_lock_enable_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	tx_train_frame_lock_enable_fm_reg_lane	Force Value Of Tx_train_frame_lock_enable From Register	internal
	1	0	r/w	local_ctrl_field_ready_lane	Local Control Filed Ready	internal
					Set value of local_ctrl_field_ready when register local_ctrl_field_ready_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	local_ctrl_field_ready_fm_reg_lane	Force Value Of Local_ctrl_field_ready From Register	internal
						
	# addr = 0x2014			input_tx_pin_reg3_lane	Input Interface Tx Lane Reg3	
	31	0	r/w	backchannel_window_lane	Back Channel Window	internal
					Set value of backchannel_window when register backchannel_window_fm_reg is 1 or in isolation/scan mode.	
	30	0	r/w	backchannel_window_fm_reg_lane	Force Value Of Backchannel_window  From Register	internal
	29	0	r/w	tx_swing_lane	Tx Swing	internal
					Set value of tx_swing when register tx_swing_fm_reg is 1 or in isolation/scan mode.	
	28	0	r/w	tx_swing_fm_reg_lane	Force Value Of Tx_swing From Register	internal
	27	0	r/w	snrz_mode_lane	SNRZ Mode	internal
					Set value of snrz_mode when register snrz_mode_fm_reg is 1 or in isolation/scan mode.	
	26	0	r/w	snrz_mode_fm_reg_lane	Force Value Of Snrz_mode From Register	internal
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	remote_ctrl_field_valid_lane	Remote Control Feld Valid	internal
					Set value of remote_ctrl_field_valid when register remote_ctrl_field_valid_fm_reg is 1 or in isolation/scan mode.	
	21	0	r/w	remote_ctrl_field_valid_fm_reg_lane	Force Value Of Remote_ctrl_field_valid From Register	internal
	20	0	r/w	remote_status_field_valid_lane	Remote Status Field Valid	internal
					Set value of remote_status_field_valid when register remote_status_field_valid_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	remote_status_field_valid_fm_reg_lane	Force Value Of Remote_status_field_valid From Register	internal
	18	0	r/w	TX_IDLE_LANE	Tx Idle From Pin	
					Set value of tx_idle when register tx_idle_fm_reg is 1 or in isolation/scan mode.	
	17	0	r/w	tx_idle_fm_reg_lane	Force Value Of Tx_idle From Register	internal
	16	0	r/w	tx_idle_hiz_lane	Tx Idle High-Z	internal
					Set value of tx_idle_hiz when register tx_idle_hiz_fm_reg is 1 or in isolation/scan mode.	
	15	0	r/w	tx_idle_hiz_fm_reg_lane	Force Value Of Tx_idle_hiz From Register	internal
	14	0	r/w	tx_vcmhold_en_lane	Tx Common Mode Voltage Hold Enable	internal
					Set value of tx_vcmhold_en when register tx_vcmhold_en_fm_reg is 1 or in isolation/scan mode.	
	13	0	r/w	tx_vcmhold_en_fm_reg_lane	Force Value Of Tx_vcmhold_en From Registe	internal
	12	0	r/w	txdetrx_en_lane	Tx Detect Rx Enable	internal
					Set value of txdetrx_en when register txdetrx_en_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	txdetrx_en_fm_reg_lane	Force Value Of Txdetrx_en From Register	internal
	10	0	r/w	ana_tx_txdetrx_out_lane	Tx Detect Rx Out	internal
					Set value of ana_tx_txdetrx_out when register ana_tx_txdetrx_out_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	ana_tx_txdetrx_out_fm_reg_lane	Force Value Of Ana_tx_txdetrx_out From Register	internal
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	tx_acjtag_in_lane	Tx Acjtag Input	internal
					Set value of tx_acjtag_in when register tx_acjtag_in_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	tx_acjtag_in_fm_reg_lane	Force Value Of Tx_acjtag_in From Register	internal
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2018			pm_ctrl_interrupt_reg1_lane	Power Control Interrupt Register 1	
	31	0	r/w	int_pu_pll_chg_isr_lane	Pu_pll_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_PLL change. In isolation mode, this interrupt is triggered by corresponding register.	
	30	0	r/w	int_pu_tx_chg_isr_lane	Pu_tx_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_TX change. In isolation mode, this interrupt is triggered by corresponding register.	
	29	0	r/w	int_pu_rx_chg_isr_lane	Pu_rx_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_RX change. In isolation mode, this interrupt is triggered by corresponding register.	
	28	0	r/w	int_power_state_valid_rise_isr_lane	Power State Valid Rise Interrupt	internal
					Interrupt to indicate dphy_ana_power_state_valid change. In isolation mode, this interrupt is triggered by corresponding register.	
	27	0	r/w	int_rx_init_rise_isr_lane	Rx_init_rise Interrupt	internal
					Interrupt to indicate PIN_RX_INIT change. In isolation mode, this interrupt is triggered by corresponding register.	
	26	0	r/w	int_pu_ivref_chg_isr_lane	Pu_ivref_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_IVREF change. In isolation mode, this interrupt is triggered by corresponding register.	
	25	0	r/w	int_refclk_dis_chg_isr_lane	Refclk_dis_chg Interrupt	internal
					Interrupt to indicate PIN_REFCLK_DIS change. In isolation mode, this interrupt is triggered by corresponding register.	
	24	0	r/w	int_pu_pll_or_chg_isr_lane	Pu_pll_or_chg Interrupt 	internal
					Signal PU_PLL_OR is the OR function output of all pu_pll signals from all lanes.	
	23	0	r/w	int_txdetrx_en_chg_isr_lane	Txdetrx_en_chg Interrupt 	internal
					Interrupt to indicate PIN_TXDETRX_EN change. In isolation mode, this interrupt is triggered by corresponding register.	
	22	0	r/w	int_beacon_tx_en_chg_isr_lane	Beacon_tx_en_chg Interrupt 	internal
					Interrupt to indicate PIN_TX_ACJTAG_EN change. In isolation mode, this interrupt is triggered by corresponding register.	
	21	0	r/w	int_tx_vcmhold_en_chg_isr_lane	Tx_vcmhold_en_chg Interrupt 	internal
					Interrupt to indicate PIN_TX_VCMHOLD_EN change. In isolation mode, this interrupt is triggered by corresponding register.	
	20	0	r/w	int_tx_idle_chg_isr_lane	Tx_idle_chg Interrupt 	internal
					Interrupt to indicate PIN_TX_IDLE change. In isolation mode, this interrupt is triggered by corresponding register.	
	19	0	r/w	int_pu_sq_chg_isr_lane	Pu_sq_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_SQ change. In isolation mode, this interrupt is triggered by corresponding register.	
	18	0	r/w	int_tx_idle_hiz_chg_isr_lane	Tx_idle_hiz_chg Interrupt 	internal
					Interrupt to indicate PIN_TX_IDLE_HIZ change. In isolation mode, this interrupt is triggered by corresponding register.	
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x201c			pm_ctrl_interrupt_reg2	Power Control Interrupt Register 2	
	31	0	r/w	int_pu_pll_chg_mask_lane	Pu_pll_chg Interrupt Mask 	internal
	30	0	r/w	int_pu_tx_chg_mask_lane	Pu_tx_chg Interrupt Mask 	internal
	29	0	r/w	int_pu_rx_chg_mask_lane	Pu_rx_chg Interrupt Mask 	internal
	28	0	r/w	int_power_state_valid_rise_mask_lane	Power State Valid Rise Interrupt Mask	internal
	27	0	r/w	int_rx_init_rise_mask_lane	Rx_init_rise Interrupt Mask	internal
	26	0	r/w	int_pu_ivref_chg_mask_lane	Pu_ivref_chg Interrupt Mask 	internal
	25	0	r/w	int_refclk_dis_chg_mask_lane	Refclk_dis_chg Interrupt Mask	internal
	24	0	r/w	int_pu_pll_or_chg_mask_lane	Pu_pll_or_chg Interrupt Mask 	internal
	23	0	r/w	int_txdetrx_en_chg_mask_lane	Txdetrx_en_chg Interrupt Mask 	internal
	22	0	r/w	int_beacon_tx_en_chg_mask_lane	Beacon_tx_en_chg Interrupt Mask 	internal
	21	1	r/w	int_tx_vcmhold_en_chg_mask_lane	Tx_vcmhold_en_chg Interrupt Mask 	internal
	20	1	r/w	int_tx_idle_chg_mask_lane	Tx_idle_chg Interrupt Mask 	internal
	19	1	r/w	int_pu_sq_chg_mask_lane	Pu_sq_chg Interrupt Mask 	internal
	18	1	r/w	int_tx_idle_hiz_chg_mask_lane	Tx_idle_hiz_chg Interrupt Mask 	internal
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2020			clkgen_tx_lane_reg1_lane	Clock Gen Tx Lane Reg1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	1	r/w	pin_tx_clk_on_lane	Clock Enable For PIN_TXDCLK	internal
					0: Not enabled	
					1: Enabled	
	28	0	r/w	REFCLK_ON_DCLK_DIS_LANE	Referenc Clock On TXDCLK/RXDCLK Disable	
					0: Enable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low	
					1: Disable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low	
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	ana_txclk_inv_lane	Analog Transmit Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel transmit data bus in digital wrapper.	
	23	0	r/w	txdclk_ah_lane	Transmit Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel transmit data bus. This provides some ability to fix timing related problems at the parallel interface.	
	22	0	r/w	pt_tx_clk_en_lane	Force Phytest TX Clock Enable.	internal
					 This bit has highest priority.	
	21	0	r/w	rx2tx_lpbk_tx_clk_en_lane	Force RX To TX Loop Back TX Clock Enable.	internal
					Force RX to TX loop back TX clock enable. This bit has highest priority.	
	20	0	r/w	rst_rx2tx_lpbk_tx_clk_lane	Reset RX To TX Loop Back TX Clock	internal
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2024			tx_speed_convert_lane	TX Clock and Data Speed Convert	
	31	0	r/w	LOCAL_DIG_RX2TX_LPBK_EN_LANE	Far End Loopback Enable (Receiver To Transmitter In Local PHY).	
					0: loopback not enabled.	
					1: Send received data back through the transmitter.	
	30	0	r/w	TXD_INV_LANE	Transmit Polarity Invert.	
					It is transmit polarity swap enable.	
					0: No polarity swap	
					1: Polarity Swap (1 = 0 and 0 = 1)	
					This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic  inverts the polarity.	
					This inversion comes after PHY Test so the PHY Test patterns would also be inverted.	
	29	0	r/w	add_err_en_lane	TXDATA Error Injection Enable	internal
					0: Disable	
					1: Enable	
					Rising edge triggers error injection. Only inject pt_add_err_num of error in one cycle.	
	[28:26]	3'h0	r/w	add_err_num_lane[2:0]	TXDATA Error Injection Number	internal
					3'b000: 1 bit error	
					…	
					3'b111: 8 bits errors	
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2028			spd_ctrl_interrupt_reg1_lane	Speed Control Interrupt Register 1	
	31	0	r/w	int_phy_gen_tx_chg_isr_lane	Tx Speed Change Interrupt 	internal
					Interrupt to indicate PIN_PHY_GEN_TX change. In isolation mode, this interrupt is triggered by corresponding register.	
	30	0	r/w	int_phy_gen_rx_chg_isr_lane	Rx Speed Change Interrupt 	internal
					Interrupt to indicate PIN_PHY_GEN_RX change. In isolation mode, this interrupt is triggered by corresponding register.	
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x202c			spd_ctrl_interrupt_reg2	Speed Control Interrupt Register 2	
	31	0	r/w	int_phy_gen_tx_chg_mask_lane	Tx Speed Change Interrupt Mask	internal
	30	0	r/w	int_phy_gen_rx_chg_mask_lane	Rx Speed Change Interrupt Mask	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2030			spd_ctrl_tx_lane_reg1_lane	Speed Control Tx Lane Register 1	
	[31:28]	4'h0	r	pin_phy_gen_tx_rd_lane[3:0]	Tx GEN Value Read	internal
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2034			tx_system_lane		
	31	0	r/w	TX_SEL_BITS_LANE	Select Tx Data Bus Width	
					1'b0: 40-bit	
					1'b1: 32-bit	
	30	0	r/w	tx_sel_bits_force_lane	Force Tx Width To TX_SEL_BITS_LANE	internal
	[29:0]	0	r/w	RESERVED		
						
	# addr = 0x203c			input_tx_pin_reg4_lane	Input Interface Tx Lane Reg4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	ana_trx_txdcc_dn_lane	Analog Trx Txdcc Calibration Down	internal
					Set value of ana_trx_txdcc_dn when register ana_trx_txdcc_dn_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	ana_trx_txdcc_dn_fm_reg_lane	Force Value Of Ana_trx_txdcc_dn From Register	internal
	18	0	r/w	tx_coeff_fm_reg_lane	Force Value Of Tx_coeff From Registe	internal
	[17:0]	18'h0	r/w	tx_coeff_lane[17:0]	Tx Co-efficien 	internal
					Set value of tx_coeff when register tx_coeff_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0x2040			tx_calibration_lane	tx_calibration_lane	
	[31:1]	0	r/w	RESERVED		
	0	0	r	ana_trx_txdcc_dn_rd_lane	Analog ANA_TRX_TXDCC_DN Value Read	internal
						
	# addr = 0x2044			dig_tx_rsvd_reg0	Digital TX Reserved Register0	
	[31:16]	16'h0	r/w	DIG_TX_RSVD0_LANE[15:0]	Digital TX Reserved Register0	
	[15:0]	16'h0	r/w	dig_tx_int_rsvd0_lane[15:0]	Internal Digital TX Reserved Register0	internal
						
	# addr = 0x204c			_fieldname__lane	_field description_	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	[15:0]	16'hff00	r/w	ana_trx_ana_rsvd_in_lane[15:0]	Analog TRX Reserved PIN Control	internal
					Connect To Analog Trx_ana_rsvd_in Lane-based PIN	
						
	# addr = 0x2100			pm_ctrl_rx_lane_reg1_lane	Power Control RX Lane Register1	
	31	0	r/w	ana_pu_rx_force_lane	Force PU_RX To Use Register Value Ana_pu_rx	internal
					0: controlled by internal logic. PU_RX is gated by PU_PLL.	
					1: use register ana_pu_rx	
	30	0	r/w	ana_pu_rx_lane	Powre Up RX.	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	29	0	r/w	ana_pu_sq_lane	Analog Power Up Squetch Detector	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	28	0	r/w	pu_sq_force_lane	Force ANA_PU_SQ To Use Register Value	internal
					0: controlled by logic	
					1: use register ana_pu_sq value	
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r	PLL_READY_RX_LANE	Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX	
	23	0	r/w	RESERVED		
	22	0	r/w	pin_pll_ready_rx_lane	PHY Output Port PIN_PLL_READY_RX	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	21	1	r/w	reset_dtl_lane	Reset DTL	internal
					Reset DTL function. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	20	1	r/w	dtl_clk_off_lane	DTL Clock Off	internal
					Turn off DTL clock. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	19	0	r/w	RX_INIT_DONE_LANE	Rx Initial Sequence Done.	
					Indicate Rx initial sequence is done. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	18	0	r	pin_pu_rx_rd_lane	PIN PU_RX Value Read	internal
	17	0	r	pin_pu_sq_rd_lane	PIN PU_SQ Value Read	internal
	16	0	r/w	RESERVED		
	15	0	r/w	ana_pu_rx_dly_lane	Powre Up RX Delay	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	14	1	r/w	ana_pu_dfe_lane	Power Up DFE	internal
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2104			rx_system_lane		
	31	0	r/w	RX_SEL_BITS_LANE	Select Rx Data Bus Width	
					1'b0: 40-bit	
					1'b1: 32-bit	
	30	0	r/w	rx_sel_bits_force_lane	Force Rx Bit Width To RX_SEL_BITS_LANE	internal
	[29:0]	0	r/w	RESERVED		
						
	# addr = 0x2108			input_rx_pin_reg0_lane	Input Interface Register For Rx Lane0	
	[31:28]	4'h0	r/w	phy_gen_rx_lane[3:0]	PHY Rx Speed Generation	internal
					Set value of phy_gen_rx when register phy_gen_rx_fm_reg is 1 or in isolation/scan mode.	
	ENUM				SATA mode: 	
					0h: 1.5 Gbps	
					1h: 3 Gbps	
					2h: 6 Gbps	
	ENUM				SAS mode: 	
					0h: 1.5 Gbps	
					1h: 3 Gbps	
					2h: 6 Gbps	
					3h: 12 Gbps	
					4h: 22.5 Gbps	
	ENUM				PCIE mode: 	
					0h: 2.5 Gbps	
					1h: 5 Gbps	
					2h: 8 Gbps	
					3h: 16 Gbps	
					USB3 mode: 	
					1h: 5 Gbps	
					2h: 10 Gbps	
	ENUM				SerDes mode: 	
					0h: 1.25 Gbps	
					1h: 3.125 Gbps	
					2h: 5.15625 Gbps	
					3h: 6.25 Gbps	
					4h: 10.3125 Gbps	
					5h: 12.1875 Gbps	
					6h: 12.5 Gbps	
					7h: 25.78125 Gbps	
					8h: 27.5 Gbps	
					9h: 28.125 Gbps	
	27	0	r/w	phy_gen_rx_fm_reg_lane	Force Value Of Phy_gen_rx From Register	internal
	[26:11]	16'h0	r/w	reserved_input_rx_lane[15:0]	Rx Reserved Input	internal
					Set value of reserved_input_rx when register reserved_input_rx_fm_reg is 1 or in isolation/scan mode.	
	10	0	r/w	reserved_input_rx_fm_reg_lane	Force Value Of Reserved_input_rx From Register	internal
	[9:7]	3'h0	r/w	rx_acjtag_hyst_lane[2:0]	Rx Acjtage Hyst	internal
					Set value of rx_acjtag_hyst when register rx_acjtag_hyst_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	rx_acjtag_hyst_fm_reg_lane	Force Value Of Rx_acjtag_hyst From Register	internal
	[5:3]	3'h0	r/w	rx_preset_hint_lane[2:0]	Rx Present Hint	internal
					Set value of rx_preset_hint when register rx_preset_hint_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	rx_preset_hint_fm_reg_lane	Force Value Of Rx_preset_hint From Register	internal
	1	0	r/w	pu_rx_lane	Power Up Rx	internal
					Set value of pu_rx when register pu_rx_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_rx_fm_reg_lane	Force Value Of Pu_rx From Register	internal
						
	# addr = 0x210c			input_rx_pin_reg1_lane	Input Interface Register For Rx Lane1	
	31	0	r/w	rx_acjtag_ref_sel_lane	ACJTAG Internal Reference Selection:	internal
					0:  Set Reference as Ground	
					1:  Set reference as a filtered version of input	
	30	0	r/w	rx_acjtag_dcc_en_lane	RX Acjtag Dcc Enable	internal
	29	0	r/w	rx_dc_term_en_lane	Enable Analog Dc Termination During Normal Function Model	internal
	28	0	r/w	ana_rx_voff_pos_fm_reg_lane	Force Value Of Ana_rx_voff_pos From Register	internal
	27	0	r/w	ana_rx_voff_pos_lane	Rx Voff Positive	internal
					Set value of ana_rx_voff_pos when register ana_rx_voff_pos_fm_reg is 1 or in isolation/scan mode.	
	26	0	r/w	rx_acjtag_ref_sel_fm_reg_lane	Force Using Register Rx_acjtag_ref_sel_lane	internal
	25	0	r/w	rx_acjtag_dcc_en_fm_reg_lane	Force Using Register Rx_acjtag_dcc_en_lane	internal
	24	0	r/w	rx_dc_term_en_fm_reg_lane	Force Using Register Rx_dc_term_en_lane	internal
	[23:20]	4'h0	r/w	ana_rx_dn2floop_lane[3:0]	Analog RX DN Indicator To Frequency Loop	internal
					Set value of ana_rx_dn2floop when register ana_rx_dn2floop_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	ana_rx_dn2floop_fm_reg_lane	Analog RX DN Indicator To Frequency Loop From Register	internal
					Force value of ana_rx_dn2floop from register ana_rx_dn2floop.	
	[18:15]	4'h0	r/w	ana_rx_up2floop_lane[3:0]	Analog RX UP Indicator To Frequency Loop	internal
					Set value of ana_rx_up2floop when register ana_rx_up2floop_fm_reg is 1 or in isolation/scan mode.	
	14	0	r/w	ana_rx_up2floop_fm_reg_lane	Analog RX UP Indicator To Frequency Loop From Register	internal
					Force value of ana_rx_up2floop from register ana_rx_up2floop.	
	13	0	r/w	rx_acjtag_initn_fm_reg_lane	Force Value Of Rx_acjtag_initn From Register	internal
	12	0	r/w	rx_acjtag_initn_lane	Rx Acjtage Initn	internal
					Set value of rx_acjtag_initn when register rx_acjtag_initn_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	rx_acjtag_initp_fm_reg_lane	Force Value Of Rx_acjtag_initp From Register	internal
	10	0	r/w	rx_acjtag_initp_lane	Rx Acjtage Initp	internal
					Set value of rx_acjtag_initp when register rx_acjtag_initp_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	rx_acjtag_mode_fm_reg_lane	Force Value Of Rx_acjtag_mode From Register	internal
	8	0	r/w	rx_acjtag_mode_lane	Rx Acjtag Mode	internal
					Set value of rx_acjtag_mode when register rx_acjtag_mode_fm_reg is 1 or in isolation/scan mode.	
	7	0	r/w	RX_INIT_LANE	Rx Initial 	
					Set value of rx_init when register rx_init_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	rx_init_fm_reg_lane	Force Value Of Rx_init From Register	internal
	5	0	r/w	RESERVED		
	4	0	r/w	sync_det_en_fm_reg_lane	Force Value Of Sync_det_en From Register	internal
	3	0	r/w	rx_train_enable_lane	Rx Training Enable	internal
					Set value of rx_train_enable when register rx_train_enable_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	rx_train_enable_fm_reg_lane	Force Value Of Rx_train_enable From Register	internal
	1	0	r/w	rx_hiz_lane	Rx High-Z	internal
					Set value of rx_hiz when register rx_hiz_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	rx_hiz_fm_reg_lane	Force Value Of Rx_hiz From Register	internal
						
	# addr = 0x2110			input_rx_pin_reg2_lane	Input Interface Register For Rx Lane2	
	[31:29]	0	r/w	rx_acjtag_dcbias_lane[2:0]	Rx Acjtag Dc Bias Selection	internal
	28	0	r/w	rx_acjtag_dcbias_fm_reg_lane	Force Using Register Rx_acjtag_dcbias_lane	internal
	27	0	r/w	packet_sync_en_lane	Packet Sync Enable	internal
					Set value of packet_sync_en when register Packet_sync_en_fm_reg is 1 or in isolation/scan mode.	
	26	0	r/w	packet_sync_en_fm_reg_lane	Force Value Of Packet_sync_en From Register	internal
	25	0	r/w	RESERVED		
	24	0	r/w	rx_acjtag_init_clk_lane	Rx Acjtage Init Clock	internal
					Set value of rx_acjtag_init_clk when register rx_acjtag_init_clk_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	rx_acjtag_init_clk_fm_reg_lane	Force Value Of Rx_acjtag_init_clk From Register	internal
	22	0	r/w	pu_sq_lane	Power Up SQ	internal
					Set value of pu_sq when register pu_sq_fm_reg is 1 or in isolation/scan mode.	
	21	0	r/w	pu_sq_fm_reg_lane	Force Value Of Pu_sq From Register	internal
	20	0	r/w	ana_rx_acjtag_rxp_lane	Rx Acjtage RXP	internal
					Set value of ana_rx_rx_acjtag_rxp when register ana_rx_rx_acjtag_rxp_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	ana_rx_acjtag_rxp_fm_reg_lane	Force Value Of Ana_rx_rx_acjtag_rxp From Register	internal
	18	0	r/w	ana_rx_align90_pd_out_lane	Rx Align90 Pd Out	internal
					Set value of ana_rx_align90_pd_out when register ana_rx_align90_pd_out_fm_reg is 1 or in isolation/scan mode.	
	17	0	r/w	ana_rx_align90_pd_out_fm_reg_lane	Force Value Of Ana_rx_align90_pd_out From Register	internal
	16	0	r/w	ana_rx_dll_cal_cmp_out_lane	Rx DLL Calibration Compare Out	internal
					Set value of ana_rx_dll_cal_cmp_out when register ana_rx_dll_cal_cmp_out_fm_reg is 1 or in isolation/scan mode.	
	15	0	r/w	ana_rx_dll_cal_cmp_out_fm_reg_lane	Force Value Of Ana_rx_dll_cal_cmp_out From Register	internal
	14	0	r/w	ana_rx_eom_align_cmp_out_lane	Rx Eom Alignment Calibration Compare Out	internal
					Set value of ana_rx_eom_align_cmp_out when register ana_rx_eom_align_cmp_out_fm_reg is 1 or in isolation/scan mode.	
	13	0	r/w	ana_rx_eom_align_cmp_out_fm_reg_lane	Force Value Of Ana_rx_eom_align_cmp_out From Register	internal
	12	0	r/w	ana_rx_acjtag_rxn_lane	Rx Acjtage RXN	internal
					Set value of ana_rx_rx_acjtag_rxn when register ana_rx_rx_acjtag_rxn_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_rx_acjtag_rxn_fm_reg_lane	Force Value Of Ana_rx_rx_acjtag_rxn From Register	internal
	10	0	r/w	ana_rx_sq_out_lane	Rx Sq Output	internal
					Set value of ana_rx_sq_out when register ana_rx_sq_out_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	ana_rx_sq_out_fm_reg_lane	Force Value Of Ana_rx_sq_out From Register	internal
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	eye_open_en_lane	Eye Open Enable	internal
					Set value of eye_open_en when register eye_open_en_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	eye_open_en_fm_reg_lane	Force Value Of Eye_open_en From Register	internal
	4	0	r/w	rx_acjtag_ac_fm_reg_lane	Force Value Of Rx_acjtag_ac From Register	internal
	3	0	r/w	rx_acjtag_ac_lane	Rx Acjtage AC	internal
					Set value of rx_acjtag_ac when register rx_acjtag_ac_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	rx_acjtag_en_fm_reg_lane	Force Value Of Rx_acjtag_en From Register	internal
	1	0	r/w	rx_acjtag_en_lane	Rx Acjtage Enable	internal
					Set value of rx_acjtag_en when register rx_acjtag_en_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	RESERVED		
						
	# addr = 0x2114			spd_ctrl_rx_lane_reg1_lane	Speed Control Rx Lane Register 1	
	[31:28]	4'h0	r	pin_phy_gen_rx_rd_lane[3:0]	Rx GEN Value Read	internal
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2118			dig_rx_rsvd_reg0	Digital RX Reserved Register 0	
	[31:16]	16'h0	r/w	dig_rx_rsvd0_lane[15:0]	Digital RX Reserved Register 0	internal
	[15:0]	16'h0	r/w	dig_rx_int_rsvd0_lane[15:0]	Digital RX Internal Reserved Register 0	internal
						
	# addr = 0x211c			clkgen_rx_lane_reg1_lane	Clock Gen Rx Lane Reg1	
	31	1	r/w	cdr_lock_det_en_lane	Clock Enable For Cdr_lock_det Clock	internal
					0: Not enabled	
					1: Enabled	
	30	1	r/w	ana_rxclk_inv_lane	Analog Receiver Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel receive data bus in digital wrapper. 	
	29	1	r/w	pin_rx_clk_on_lane	Clock Enable For PIN_RXDCLK	internal
					0: Not enabled	
					1: Enabled	
	28	0	r/w	RESERVED		
	27	1	r/w	frame_sync_det_clk_en_lane	Clock Enable For Frame_sync_det  Clock	internal
					0: Not enabled	
					1: Enabled	
	26	0	r/w	rst_frame_sync_det_clk_lane	Software Reset For Frame_sync_de_clk Clock Domain	internal
					0: Not reset	
					1: Reset	
	25	0	r/w	rxdclk_ah_lane	Receiver Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel receive data bus. This provides some ability to fix timing related problems at the parallel interface. The clock loading is often higher than the data bus loading which affects the clock to data timing	
	24	0	r/w	cdr_lock_det_clk_en_lane	Force CDR LOCK Detect Clock Enable.	internal
					Force CDR LOCK detect clock enable. This bit has highest priority.	
	23	0	r/w	RESERVED		
	22	0	r/w	pt_rx_clk_en_lane	Force Phytest RX Clock Enable.	internal
					Force phytest RX clock enable. This bit has highest priority.	
	21	0	r/w	rx2tx_lpbk_rx_clk_en_lane	Force RX To TX Loop Back Clock Enable.	internal
					Force RX to TX loop back clock enable. This bit has highest priority.	
	20	0	r/w	rst_rx2tx_lpbk_rx_clk_lane	Reset RX To TX Loop Back Clock	internal
	19	0	r/w	rst_cdr_lock_det_clk_lane	Reset CDR Lock Detect Clock 	internal
	18	0	r/w	rst_sq_mcu_clk_lane	Reset SQ Filter Clock 	internal
	17	0	r/w	dtl_floop_clk_off_lane	DTL Frequency Loop Clock Off	internal
					Turn off DTL frequency loop clock	
	16	0	r/w	dtl_floop_clk_en_lane	DTL Frequency Loop Clock Enable	internal
					Force DTL frequency loop clock enable. This bit has highest priority.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2120			frame_sync_det_reg0	Frame Sync Detection Reg0	
	31	0	r/w	SYNC_DET_EN_LANE	Sync Detect Enable.	
					0: Not enabled	
					1: Enabled	
	30	1	r/w	sync_det_after_phy_rdy_lane	Sync Detection After RX INIT Done	internal
					0: Sync detection is not be gated by PIN_RX_INIT_DONE	
					1: Sync detection is held until after PIN_RX_INIT_DONE is asserted	
					It is recommended to set this bit to 1 so that sync characters are not detected while the receiver is initializing.	
					This field is available for test purpose only.	
	29	1	r/w	SYNC_POL_LANE	Sync Polarity	
					It is used in sync character detection mode.	
					0: to detect SYNC_CHAR only	
					1: to detect SYNC_CHAR or inverted SYNC_CHAR.	
	[28:19]	10'h283	r/w	SYNC_CHAR_LANE[9:0]	Sync Character Pattern	
					This field specifies the SYNC_CHAR pattern the sync detector uses to match for 10-bit sync character. The SYNC_MASK field indicates which of these bits are used in the match.	
	[18:9]	10'h3ff	r/w	SYNC_MASK_LANE[9:0]	Sync Character Mask	
					Each bit masks the corresponding bit in SYNC_CHAR[9:0]	
					0: Corresponding bit in SYNC_CHAR[9:0] is not compared during SYNC detect	
					1: Corresponding bit in SYNC_CHAR[9:0] is compared during SYNC detect	
	8	0	r/w	sync_realign_mode_lane	SYNC Realignment Mode	internal
					0: realign any time	
					1: realign when two consecutive positions are same	
	[7:6]	2'h3	r/w	frame_det_midd_level_lane[1:0]	Middle Level For Frame Detection	internal
					0: all bits are used for checking	
					1: 1 bit is ignored	
					2: 2 bits are ignored	
					3: 3 bits are ignored	
	[5:4]	2'h3	r/w	frame_det_side_level_lane[1:0]	Side Level For Frame Detection	internal
					0: all bits are used for checking	
					1: 1 bit is ignored	
					2: 2 bits are ignored	
					3: 3 bits are ignored	
	3	0	r/w	FRAME_LOCK_SEL_LANE	Frame Lock Select	
					0: use internal generated frame lock signal	
					1: use PIN_TX_TRAIN_ENABLE as frame_lock	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2124			frame_sync_det_reg1	Frame Sync Detection Reg1	
	[31:29]	3'h1	r/w	good_marker_num_lane[2:0]	Good Frame Marker Number	internal
					When good marker number is reached, frame is locked	
	[28:26]	3'h4	r/w	bad_marker_num_lane[2:0]	Bad Frame Marker Number	internal
					When bad marker number is reached, frame is unlocked	
	[25:17]	9'h42	r/w	TRAIN_PAT_NUM_LANE[8:0]	Training Patten Number (including Frame Marker)	
					The unit is 32bit in 32 bit mode or 40bit in 40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet mode, n=4384, train_pat_num=0x88.	
	16	1	r/w	frame_end_sel_lane	Frame End Selection For Frame Detection	internal
					0: use one cycle frame end	
					1: use three cycle frame end	
	15	1	r/w	FRAME_REALIGN_MODE_LANE	Realign Mode Select	
					0: realign any time	
					1: realign when frame_det_window is high	
	14	0	r/w	FRAME_DET_MODE_LANE	Frame Lock Detection Mode	
					0: good_marker_num_lane and bad_marker_num_lane are used	
					1: PIN_TX_TRAIN_FRAME_LOCK_DETECTED is high when frame marker is detected	
	13	0	r/w	align_stat_rd_req_lane	Align Status Read Request	internal
					The frame_sync detect status is saved to register for read at the rising edge of this signal.	
	12	0	r	word_found_lane	Word Align Found Indicator	internal
					0: Word not found	
					1: Word found	
					This is a latched version of word detected. Toggle ALIGN_STAT_RD_REQ from 0 to 1 to 0 to clear this flag.	
	11	0	r	SYNC_FOUND_LANE	Sync Found Indicator	
					0: SYNC not found	
					1: SYNC found	
					This is a latched version of sync detected. Toggle ALIGN_STAT_RD_REQ from 0 to 1 to 0 to clear this flag.	
	10	0	r	FRAME_FOUND_LANE	Frame Found Indicator	
					Indicates that a TX training frame marker has been found. It can be cleared by register align_stat_rd_req	
	9	0	r	frame_lock_lane	Frame Lock Indicator	internal
					Indicates that frame lock	
	8	0	r	packet_found_lane	Packet Sync Found Indicator	internal
					0: Packet sync not found	
					1: Packet sync found	
	7	0	r/w	sync_det_dis_lane	Sync Detect Disable	internal
					Disable sync detect in SAS GEN5	
	6	1	r/w	packet_sync_dis_lane	Packet Sync Disable	internal
					Disable packet sync except SAS GEN5	
	[5:4]	0	r/w	packet_sync_char_sel_lane[1:0]	Packet Sync Character Select	internal
					0: Align both packet_sync_char1_lane and packet_sync_char2_lane	
					1: Align packet_sync_char1_lane	
					2: Align packet_sync_char2_lane	
					3: Align both packet_sync_char1_lane and packet_sync_char2_lane	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2128			frame_sync_det_reg2	Frame Sync Detection Reg2	
	[31:16]	0	r	frame_align_level_lane[15:0]	Frame Alignment Level Register Readout	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x212c			frame_sync_det_reg3	Frame Sync Detection Reg3	
	[31:12]	0	r	align_pos_lane[39:20]	Data Alignment Position(MSB)	internal
					Alignment position(MSB) for frame marker detection, sync detection or word alignment	
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2130			frame_sync_det_reg4	Frame Sync Detection Reg4	
	[31:12]	0	r	align_pos_lane[19:0]	Data Alignment Position(LSB)	internal
					Alignment position(LSB) for frame marker detection, sync detection or word alignment	
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2134			frame_sync_det_reg5	Frame Sync Detection Reg5	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:0]	30'h40fea99	r/w	packet_sync_char1_lane[29:0]	Packet Sync Character1	internal
					packet sync lost	
						
	# addr = 0x2138			frame_sync_det_reg6	Frame Sync Detection Reg6	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:0]	30'h2b9a2789	r/w	packet_sync_char2_lane[29:0]	Packet Sync Character2	internal
					packet synchornized	
						
	# addr = 0x213c			cdr_lock_reg	CDR Lock Detection	
	31	0	r/w	cdr_lock_mode_lane	CDR Lock Mode	internal
					0: CDR lock with clock only	
					1: CDR lock with both clock and data	
	30	0	r	cdr_lock_lane	CDR Lock Status	internal
					0: CDR is not locked	
					1: CDR is locked	
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2140			rx_lane_interrupt	RX Lane Interrupt Register	
	31	0	r/w	RESERVED		
	30	0	r/w	frame_lock_isr_lane	Frame Lock Interrupt To MCU	internal
					To indicate frame marker lock after detecting reg_good_marker_num of frame marker	
	29	0	r/w	frame_unlock_isr_lane	Frame Unlock Interrupt To MCU	internal
					To indicate frame lock lost after detecting reg_bad_marker_num_lane of frame marker	
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2144			rx_lane_interrupt_mask	RX Lane Interrupt Mask Register	
	31	0	r/w	RESERVED		
	30	0	r/w	frame_lock_mask_lane	Frame Lock Interupt Disable	internal
					0: Disable	
					1: Enable	
	29	0	r/w	frame_unlock_mask_lane	Frame Unlock Interupt Disable	internal
					0: Disable	
					1: Enable	
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2148			rx_data_path_reg	RX Data Path Regiser	
	31	0	r/w	LOCAL_DIG_TX2RX_LPBK_EN_LANE	Parallel Transmit To Receive Loopback Enable	
					0: Not enabled	
					1: Enabled	
					The parallel data received on the transmit data bus for the transmission is looped back to the receive parallel bus and bypasses the majority of the PHY circuits.	
	30	0	r/w	DET_BYPASS_LANE	Bypass Frame Detection And Sync Detection For RXDATA	
					0: Frame detection or sync detection is enabled, PIN_RXDATA has cycle delay from analog, if sync detection is used or frame marker detection is used, this bit must be set to 0	
					1: Directly output analog data, PIN_RXDATA has no cycle delay from analog	
	29	0	r/w	RXD_INV_LANE	Receive Polarity Invert	
					It is receive polarity swap enable.	
					0: No polarity swap	
					1: Polarity Swap (1 becomes 0 and 0 becomes 1)	
					This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic can invert the polarity.	
					This inversion comes before the PHY Test logic so the PHY Test module also sees the inversion.	
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2150			rx_calibration_reg	_field description_	
	[31:5]	0	r/w	RESERVED		
	4	0	r	ana_rx_sq_out_rd_lane	Analog Rx_sq_out	internal
	3	0	r	ana_rx_voff_pos_rd_lane	Analog Rx_voff_pos	internal
	2	0	r	ana_rx_eom_align_cmp_out_rd_lane	Analog Rx_eom_align_cmp_out	internal
	1	0	r	ana_rx_dll_cal_cmp_out_rd_lane	Analog Rx_dll_cal_cmp_out	internal
	0	0	r	ana_rx_align90_pd_out_rd_lane	Analog Rx_align90_pd_out	internal
						
	# addr = 0x2160			dtl_reg0	DTL related register 0	
	31	0	r/w	sel_mu_f_lane	Select Mu Phase Selector And Frequency Selector	internal
					0: select initial u Phase selector and u Frequency selector	
					1: select final u Phase selector and u Frequency selector	
					This field is taken as asynchronous signal.	
	30	0	r/w	dtl_floop_freeze_lane	DTL Frequency Loop Freeze	internal
					This signal freezes the update of CDR phase and frequency loops.	
					0: Not freeze	
					1: Freeze	
					This field is taken as asynchronous signal.	
	[29:28]	2'h2	r/w	dtl_clk_mode_lane[1:0]	DTL Clock Mode	internal
					2'b00: Digital DTL clock is same as PLL frequency	
					2'b01: Digital DTL clock is 1/2 PLL frequency	
					2'b10: Digital DTL clock is 1/4 PLL frequency	
					2'b11: Digital DTL clock is 1/8 PLL frequency	
					This field is taken as asynchronous signal.	
	27	0	r/w	dtl_clamping_en_lane	DTL Frequency Offset Clamping Enable	internal
					0: when saturated, foffset is reset to the value which is determined by reg_dtl_clamp_rst_mode_lane[1:0]	
					1: when saturated, foffset is hold	
					This field is taken as asynchronous signal.	
	[26:24]	3'h7	r/w	dtl_clamping_sel_lane[2:0]	DTL Frequency Offset Clamping Setting	internal
	ENUM				When reg_dtl_clamping_scale_lane is 0	
					3'b000: 14000ppm (14/1024)	
					3'b001: 12000ppm (12/1024)	
					3'b010: 11000ppm (11/1024)	
					3'b011: 10000ppm (10/1024)	
					3'b100: 9000ppm (9/1024)	
					3'b101: 8000ppm (8/1024)	
					3'b110: 7000ppm (7/1024)	
					3'b111: 6000ppm (6/1024)	
	ENUM				When reg_dtl_clamping_scale_lane is 1	
					3'b000: 7000ppm (14/2048)	
					3'b001: 6000ppm (12/2048)	
					3'b010: 5500ppm (11/2048)	
					3'b011: 5000ppm (10/2048)	
					3'b100: 4500ppm (9/2048)	
					3'b101: 4000ppm (8/2048)	
					3'b110: 3500ppm (7/2048)	
					3'b111: 3000ppm (6/2048)	
					This field is taken as static signal.	
	23	0	r/w	dtl_clamping_scale_lane	DTL Clamping Value Scale	internal
					0: not scaled (default)	
					1: 1/2 down scale	
					This field is taken as asynchronous signal.	
	[22:21]	2'h0	r/w	DTL_CLAMPING_RATIO_NEG_LANE[1:0]	DTL Negitive Side Amplitude Clamping Ratio	
					Scale DTL clamping value for negative side from positive side.	
					2'b00: negative side dtl clamping value is same as positive side	
					2'b01: negative side dtl clamping value is1/2 of positive side	
					2'b10: negative side dtl clamping value is 1/4 of positive side	
					2'b11: negative side dtl clamping value is 1/8 of positive side	
					This field is taken as static signal.	
	20	0	r/w	rx_foffset_extraction_en_lane	Receiver Frequency Offset Extraction Enable.	internal
					0: Not enabled	
					1: Enabled	
	19	0	r/w	rx_foffset_extraction_rst_lane	Receiver Frequency Offset Extraction Reset. 	internal
					It is OR'ed with sft_rst_no_reg and reset_dtl	
					0: not reset	
					1: Reset	
	[18:17]	2'h2	r/w	avg_window_lane[1:0] 	Average Window.	internal
					Defines the number of peaks to be averaged for each update during RX offset extraction.	
					2'b00: 256	
					2'b01: 512	
					2'b10: 1024	
					2'b11: 2048	
					The default value is 2h.	
	16	0	r/w	rx_foffset_rd_req_lane	RX Frequency Offset Read Request	internal
					Request to update rx_foffset for register read	
					Rising edge: the frequency offset detector circuit updates the RX frequency offset value for register read.	
					The rx_foffset_rdy goes high when the offset value is ready.	
	15	1	r/w	SSC_DSPREAD_RX_LANE	Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction	
					This field sets the incoming RX signal SSC type for RX frequency offset extraction which can be read out from register rx_foffset_rd. It may have different setting than SSC_DSPREAD_TX.	
					0: Center-spread	
					1: Down-spread	
	14	1	r/w	DTL_FLOOP_EN_LANE	DTL Frequency Loop Enable.	
					This configures the CDR to turn on the frequency loop.	
					This is required to support the reception of SSC, or to handle large frequency offsets between the incoming data and the local clock.	
					0: frequency loop set to initial value	
					1: frequency loop is enabled	
	13	1	r/w	DTL_SQ_DET_EN_LANE	Squelch Detector Enable For DTL	
					This bit gates the squelch detect signal from the analog logic. This is a test mode feature only. 	
					0: CDR tracking works as usual where it depends on the squelch detector signal.	
					1: CDR keeps tracking regardless of squelch detector signal.	
	12	0	r/w	clear_dtl_clamping_triggered_lane	Clear DTL Clamping Status Register	internal
					0: Don't clear	
					1: Clear	
	[11:10]	2'h2	r/w	dtl_clamp_rst_mode_lane[1:0]	DTL Clamping Reset Mode	internal
					When dtl_clamping_en_lane = 0 , frequency offset is reset to:	
					2'b00: dtl_clamp_foffs_lane[9:0]	
					2'b01: init_rxfoffs_lane[9:0]	
					2'b10: wrap around within two clamping value	
					2'b11: wrap around within all range	
	[9:0]	10'h0	r/w	dtl_clamp_foffs_lane[9:0]	DTL Frequency Offset Clamping Reset Value	internal
					When dtl_clamping_en_lane = 0 and dtl_clamp_rst_mode_lane[1:0] = 0, frequency offset is reset to dtl_clamp_foffs[9:0]. unit is 30.5ppm	
						
	# addr = 0x2164			dtl_reg1	DTL related register 1	
	[31:28]	4'h0	r/w	rx_foffset_ready_cnt_lane[3:0]	SSC Detection Window Count. 	internal
					SSC detection result is ready after (rx_foffset_ready_cnt_lane +1) x 4) windows.	
	[27:24]	4'h2	r/w	rx_foffset_ready_thres_lane[3:0]	SSC Detection Threshold.	internal
					If error count < rx_foffset_ready_thres_lane[3:0] during the SSC detection window, SSC is found.	
	[23:20]	4'h0	r/w	rx_foffset_ssc_bias_lane[3:0]	Receiver Frequency Offset Spread Spectrum Clock Bias.	internal
					SSC BIAS adds additional frequency offset on top of the SSC and value from frequency offset detector circuit.	
					Unit is 30.5 ppm	
	[19:16]	4'h2	r/w	rx_foffset_ssc_detect_thres_lane[3:0]	Receiver Frequency Offset Spread Spectrum Clock Detect Threshold. 	internal
					If (max_peak - min_peak) < four times of this threshold, it is judged as no SSC in the received signal.	
	[15:13]	3'h2	r/w	RX_SELMUFF_LANE[2:0]	Select Final Multiple Frequency.	
					Sets final coefficient value for receiver CDR frequency loop. The bandwidth setting can be managed with respect to the data rate.	
					3'b000: 1/64 (largest bandwidth)	
					3'b001: 1/128	
					3'b010: 1/256	
					3'b011: 1/512	
					3'b100: 1/1024	
					3'b101: 1/2048 (smallest bandwidth)	
					This setting is used for PHY_GEN_RX=0	
	[12:10]	3'h1	r/w	RX_SELMUFI_LANE[2:0]	Select Initia Multiple Frequencyl.	
					Sets the initial bandwidth value for the receiver CDR frequency loop. This bandwidth is used during acquisition. The bandwidth setting can be managed with respect to the data rate.	
					3'b000: 1/64 (largest bandwidth)	
					3'b001: 1/128	
					3'b010: 1/256	
					3'b011: 1/512	
					3'b100: 1/1024	
					3'b101: 1/2048 (smallest bandwidth)	
					When the training mode is disabled, RX_SETMUFI_LANE controls the CDR frequency loop setting, and RX_SELMUFF_LANE is not used.	
					RX_SELMUFI and RX_SELMUFF must be programmed to the same values.	
					A smaller number gives a higher loop bandwidth.	
					The ratio between RX_SELMUPF_LANE and RX_SELMUFF_LANE provides a damping factor.	
					This setting is used for PHY_GEN_RX=0	
	[9:0]	10'h0	r/w	init_rxfoffs_lane[9:0]	Initial RX Frequency Offset	internal
					The unit is 30.5ppm	
						
	# addr = 0x2168			dtl_reg2	DTL related register 2	
	31	0	r	rx_foffset_rdy_lane	Receiver Frequency Offset Ready.	internal
					0: RX frequency offset is not ready to read	
					1: The frequency offset value is ready.	
	[30:21]	0	r	rx_foffset_rd_lane[9:0]	Receiver Frequency Offset Read Value.	internal
					To read extracted frequency offset, rx_foffset_rd_req_lane should be toggled.	
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r	dtl_clamping_triggered_lane	DTL Frequency Offset Clamping Triggered	internal
					0: DTL frequency offset never reaches the clamping range	
					1: DTL frequency offset reaches the clamping range	
					This register bit is used to indicate if the frequency offset ever reaches the DTL clamping range. It is a level signal and can be cleared by register clear_dtl_clamping_triggered_lane.                     	
	16	0	r	rx_ssc_found_lane	Spread Spectrum Clock Found.	internal
					0: No SSC detected on received data	
					1: SSC was detected on received data	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:0]	14'h064f	r/w	rx_foffset_extra_m_lane[13:0]	RX Frequency Offset Exctraction SSC Frequency. 	internal
						
	# addr = 0x216c			dtl_reg3	DTL related register 3	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	6'hb	r/w	pm_dis_timer_sel_lane[5:0]	Nnumber Of Frames, Each Frame Is 4 DTL Clock	internal
	23	0	r/w	pm_auto_ctrl_en_lane	1: Enable Pattern Match Enable Control Feature.	internal
					0: Disable pattern match enable control feature, pattern match always enabled.	
	22	1	r/w	pm_dis_timer_on_lane	1: Pattern Match Disable After Number Of Frames Specified By Pm_dis_timer_sel_lane[5:0]	internal
					0: Pattern match disable after a continues number of of all-zero frames have received.	
	21	1	r/w	pm_en_timer_on_lane	1: Pattern Match Resume After Number Of Frames Specified By Pm_en_timer_sel_lane[2:0]	internal
					0: Pattern match resume  after a number of nt-all-zero frames have received.	
	[20:18]	3'h2	r/w	pm_en_timer_sel_lane[2:0]	Select Number Of Frames, Each Frame Is 4 DTL Clock	internal
					3'h0: 8	
					3'h1: 16	
					3'h2: 32	
					3'h3: 64	
					3'h4: 128	
					3'h5: 255	
					Others: 255	
	17	0	r/w	ana_rx_cdr_pattern_en_force_lane	Analog RX CDR Pattern Enable Force	internal
	16	0	r/w	ana_rx_cdr_pattern_en_lane	Analog RX CDR Pattern Enable	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	[9:0]	0	r	rx_extra_ssc_amp_rd_lane[9:0]	RX SSC Amplitude Extracted	internal
					To read extracted SSC amplitude, rx_foffset_rd_req should be toggled.	
						
	# addr = 0x2170			sq_reg0	squelch glitch filter control	
	[31:16]	16'h7	r/w	SQ_LPF_LANE[15:0]	Squelch Glitch Filter Delay For SQ_OUT High Level 	
					When SQ_OUT from analog maintains high level longer than (sq_lpf[15:0]+3)*T_PIN_RXDCLK, SQ_DETECTED becomes high. When SQ_OUT from analog maintains high level shorter than (sq_lpf[15:0]+1)*T_PIN_RXDCLK, SQ_DETECTED stays low, the high pulse of SQ_OUT is filtered out.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	SQ_GATE_RXDATA_EN_LANE	Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.	
					0: do not use sq_out_filtered to gate PIN_RXDATA_LSB/MSB	
					1: use sq_out_filtered to gate PIN_RXDATA_LSB/MSB	
	12	0	r/w	SQ_LPF_EN_LANE	Squelch Glitch Filter Enable 	
					0: SQ_DETECTED from analog SQ_OUT directly	
					1: SQ_DETECTED is high when SQ_OUT is high for a certain time.	
	11	1	r/w	INT_SQ_LPF_EN_LANE	Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface	
					0: Select deglitch or non-deglitch analog SQ signal	
					1: Select filtered SQ signal	
	10	1	r/w	sq_detected_gate_en_lane	SQ_DETECTED Gate Enable	internal
					0: SQ_DETECTED is not gated during power on sequence or SQ calibration	
					1: SQ_DETECTED is gated during power on sequence or SQ calibration and its value is decided by register "sq_detected_during_cal"	
	9	1	r/w	sq_detected_during_cal_lane	SQ_DETECTED Value During Power On Sequence Or SQ Calibration	internal
					This value is assigned to SQ_DETECTED during power on sequence or SQ calibration	
	8	0	r/w	SQ_DEGLITCH_EN_LANE	Sq Deglitch Enable	
					0: Don't deglitch analog SQ output	
					1: Deglitch analog SQ output	
	[7:4]	4'h6	r/w	SQ_DEGLITCH_WIDTH_N_LANE[3:0]	Sq Deglitch Filter Width For Negative Pulse	
					This register controls glitch width which can be removed. It removes sq_deglitch_width_n cycles of MCU clock.	
	[3:0]	4'h6	r/w	SQ_DEGLITCH_WIDTH_P_LANE[3:0]	Sq Deglitch Filter Width For Positive Pulse	
					This register controls glitch width which can be removed. It removes sq_deglitch_width_p cycles of MCU clock.	
						
	# addr = 0x2200			mcu_control_lane	MCU Control Register	
	[31:30]	0	r/w	RESERVED		
	29	0	r	clkcpu_en_lane	MCU Clock Status	internal
					1 : MCU core clock is enabled	
					0 : MCU core clock is disabled	
	28	0	r	intoccus_mcu_lane	MCU Interrupt Occurred In Hold Mode	internal
					1 : MCU receives INT during hold mode	
					0 : Normal operation	
	27	0	r	holda_mcu_lane	MCU  Hold ACK	internal
					1 : MCU is in hold mode	
					0 : Normal operation	
	26	0	r/w	bypass_cache_lane	Cache Bypass	internal
					Bypass cache memory and control. MCU0 directly read data from main program memory	
					1: Bypass Cache Memory	
					0: Enable Cache Memory	
	25	0	r/w	bypass_arbiter_lane	Cache Arbiter Bypass	internal
					MCU lane directly uses program memory and bypass cache. Other MCUs should be disabled	
					1: Bypass Cache Arbiter Function	
					0: Enable Cache Arbiter Function	
	24	0	r/w	rst_reg_clk_lane	Reset Lane Control Register	internal
					1: Reset lane control register	
					0: Not reset	
	[23:9]	0	r/w	RESERVED		
	8	0	r/w	mcu_restart_lane	MCU Restart	internal
					Setting this register 0 then 1 resets and restarts MCU	
	[7:0]	0	r	mcu_id_lane[7:0]	MCU Lane ID For Each Lane	internal
						
	# addr = 0x2204			mcu_gpio	MCU GPIO Control Register	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	gpo_sel_lane	GPIO Control Select	internal
					1: PIN_GPO is controlled by MCU output ports	
					0: PIN_GPO is controlled by registers pin_gpo_lane[7:0]	
	[23:16]	0	r/w	pin_gpo_lane[7:0]	PIN_GPO_LANE Control Register	internal
					Set PIN_GPO value when register gpo_sel_lane=1	
	[15:8]	0	r	pin_gpo_rd_lane[7:0]	PIN_GPO Read Back Value	internal
	[7:0]	0	r	pin_gpi_rd_lane[7:0]	PIN_GPI Read Back Value	internal
						
	# addr = 0x2208			cache_debug0	Cache Control Debug Register 0	
	[31:22]	0	r/w	RESERVED		
	[21:17]	5'h0	r/w	mem_line_sel1_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[16:12]	5'h0	r/w	mem_line_sel0_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[11:7]	5'h0	r/w	line_tag_sel_lane[4:0]	Cache Control Debug Register	internal
					Select one of 32 line tags for read back 	
	[6:0]	7'h0	r/w	line_tag_lane[6:0]	Cache Control Debug Register	internal
					Cache line tag readback value	
						
	# addr = 0x220c			cache_debug1	Cache Control Debug Register 1	
	[31:10]	0	r/w	RESERVED		
	[9:5]	5'h0	r/w	miss_line_sel1_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[4:0]	5'h0	r/w	miss_line_sel0_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
						
	# addr = 0x2210			mcu_info0_lane	Lane MCU Information Register 0	
	[31:0]	32'h0	r	mcu_command0_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2214			mcu_info1_lane	Lane MCU Information Register 1	
	[31:0]	32'h0	r	mcu_command1_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2218			mcu_info2_lane	Lane MCU Information Register 2	
	[31:0]	32'h0	r	mcu_command_all_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x221c			mcu_status0_lane	Lane MCU Status Register 0	
	[31:0]	32'h0	r/w	mcu_status0_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2220			mcu_status1_lane	Lane MCU Status Register 1	
	[31:0]	32'h0	r/w	mcu_status1_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2224			mcu_int0_control	MCU INT Control Register 0	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int0_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int0_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int0_mem_ecc_error_int_en_lane	Memory ECC Error For INT0	internal
	21	0	r/w	int0_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT0	internal
	20	0	r/w	int0_mcu_int_en_lane	Enable Mcu_int For INT0	internal
	19	0	r/w	int0_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT0	internal
	18	0	r/w	int0_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT0	internal
	17	0	r/w	int0_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT0	internal
	16	0	r/w	int0_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT0	internal
	15	0	r/w	int0_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT0	internal
	14	0	r/w	int0_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT0	internal
	13	0	r/w	int0_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT0	internal
	12	0	r/w	int0_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT0	internal
	11	0	r/w	int0_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT0	internal
	10	0	r/w	int0_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT0	internal
	9	0	r/w	int0_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT0	internal
	8	0	r/w	int0_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT0	internal
	7	0	r/w	int0_frame_lock_int_en_lane	Enable Frame_lock_int For INT0	internal
	6	0	r/w	int0_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT0	internal
	5	0	r/w	int0_timer3_int_en_lane	Enable Timer4_int For INT0	internal
	4	0	r/w	int0_timer2_int_en_lane	Enable Timer3_int For INT0	internal
	3	0	r/w	int0_timer1_int_en_lane	Enable Timer2_int For INT0	internal
	2	0	r/w	int0_timer0_int_en_lane	Enable Timer1_int For INT0	internal
	1	0	r/w	int0_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT0	internal
	0	0	r/w	int0_pm_chg_int_en_lane	Enable Pm_chg_int For INT0	internal
						
	# addr = 0x2228			mcu_int1_control	MCU INT Control Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int1_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int1_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int1_mem_ecc_error_int_en_lane	Memory ECC Error For INT1	internal
	21	0	r/w	int1_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT1	internal
	20	0	r/w	int1_mcu_int_en_lane	Enable Mcu_int For INT1	internal
	19	0	r/w	int1_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT1	internal
	18	0	r/w	int1_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT1	internal
	17	0	r/w	int1_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT1	internal
	16	0	r/w	int1_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT1	internal
	15	0	r/w	int1_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT1	internal
	14	0	r/w	int1_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT1	internal
	13	0	r/w	int1_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT1	internal
	12	0	r/w	int1_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT1	internal
	11	0	r/w	int1_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT1	internal
	10	0	r/w	int1_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT1	internal
	9	0	r/w	int1_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT1	internal
	8	0	r/w	int1_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT1	internal
	7	0	r/w	int1_frame_lock_int_en_lane	Enable Frame_lock_int For INT1	internal
	6	0	r/w	int1_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT1	internal
	5	0	r/w	int1_timer3_int_en_lane	Enable Timer4_int For INT1	internal
	4	0	r/w	int1_timer2_int_en_lane	Enable Timer3_int For INT1	internal
	3	0	r/w	int1_timer1_int_en_lane	Enable Timer2_int For INT1	internal
	2	0	r/w	int1_timer0_int_en_lane	Enable Timer1_int For INT1	internal
	1	0	r/w	int1_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT1	internal
	0	0	r/w	int1_pm_chg_int_en_lane	Enable Pm_chg_int For INT1	internal
						
	# addr = 0x222c			mcu_int2_control	MCU INT Control Register 2	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int2_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int2_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int2_mem_ecc_error_int_en_lane	Memory ECC Error For INT2	internal
	21	0	r/w	int2_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT2	internal
	20	0	r/w	int2_mcu_int_en_lane	Enable Mcu_int For INT2	internal
	19	0	r/w	int2_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT2	internal
	18	0	r/w	int2_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT2	internal
	17	0	r/w	int2_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT2	internal
	16	0	r/w	int2_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT2	internal
	15	0	r/w	int2_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT2	internal
	14	0	r/w	int2_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT2	internal
	13	0	r/w	int2_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT2	internal
	12	0	r/w	int2_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT2	internal
	11	0	r/w	int2_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT2	internal
	10	0	r/w	int2_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT2	internal
	9	0	r/w	int2_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT2	internal
	8	0	r/w	int2_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT2	internal
	7	0	r/w	int2_frame_lock_int_en_lane	Enable Frame_lock_int For INT2	internal
	6	0	r/w	int2_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT2	internal
	5	0	r/w	int2_timer3_int_en_lane	Enable Timer4_int For INT2	internal
	4	0	r/w	int2_timer2_int_en_lane	Enable Timer3_int For INT2	internal
	3	0	r/w	int2_timer1_int_en_lane	Enable Timer2_int For INT2	internal
	2	0	r/w	int2_timer0_int_en_lane	Enable Timer1_int For INT2	internal
	1	0	r/w	int2_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT2	internal
	0	0	r/w	int2_pm_chg_int_en_lane	Enable Pm_chg_int For INT2	internal
						
	# addr = 0x2230			mcu_int3_control	MCU INT Control Register 3	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int3_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int3_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int3_mem_ecc_error_int_en_lane	Memory ECC Error For INT3	internal
	21	0	r/w	int3_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT3	internal
	20	0	r/w	int3_mcu_int_en_lane	Enable Mcu_int For INT3	internal
	19	0	r/w	int3_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT3	internal
	18	0	r/w	int3_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT3	internal
	17	0	r/w	int3_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT3	internal
	16	0	r/w	int3_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT3	internal
	15	0	r/w	int3_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT3	internal
	14	0	r/w	int3_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT3	internal
	13	0	r/w	int3_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT3	internal
	12	0	r/w	int3_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT3	internal
	11	0	r/w	int3_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT3	internal
	10	0	r/w	int3_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT3	internal
	9	0	r/w	int3_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT3	internal
	8	0	r/w	int3_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT3	internal
	7	0	r/w	int3_frame_lock_int_en_lane	Enable Frame_lock_int For INT3	internal
	6	0	r/w	int3_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT3	internal
	5	0	r/w	int3_timer3_int_en_lane	Enable Timer4_int For INT3	internal
	4	0	r/w	int3_timer2_int_en_lane	Enable Timer3_int For INT3	internal
	3	0	r/w	int3_timer1_int_en_lane	Enable Timer2_int For INT3	internal
	2	0	r/w	int3_timer0_int_en_lane	Enable Timer1_int For INT3	internal
	1	0	r/w	int3_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT3	internal
	0	0	r/w	int3_pm_chg_int_en_lane	Enable Pm_chg_int For INT3	internal
						
	# addr = 0x2234			mcu_int4_control	MCU INT Control Register 4	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int4_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int4_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int4_mem_ecc_error_int_en_lane	Memory ECC Error For INT4	internal
	21	0	r/w	int4_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT 4	internal
	20	0	r/w	int4_mcu_int_en_lane	Enable Mcu_int For INT4	internal
	19	0	r/w	int4_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT4	internal
	18	0	r/w	int4_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT4	internal
	17	0	r/w	int4_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT4	internal
	16	0	r/w	int4_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT4	internal
	15	0	r/w	int4_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT4	internal
	14	0	r/w	int4_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT4	internal
	13	0	r/w	int4_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT4	internal
	12	0	r/w	int4_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT4	internal
	11	0	r/w	int4_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT4	internal
	10	0	r/w	int4_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT4	internal
	9	0	r/w	int4_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT4	internal
	8	0	r/w	int4_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT4	internal
	7	0	r/w	int4_frame_lock_int_en_lane	Enable Frame_lock_int For INT4	internal
	6	0	r/w	int4_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT4	internal
	5	0	r/w	int4_timer3_int_en_lane	Enable Timer4_int For INT4	internal
	4	0	r/w	int4_timer2_int_en_lane	Enable Timer3_int For INT4	internal
	3	0	r/w	int4_timer1_int_en_lane	Enable Timer2_int For INT4	internal
	2	0	r/w	int4_timer0_int_en_lane	Enable Timer1_int For INT4	internal
	1	0	r/w	int4_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT4	internal
	0	0	r/w	int4_pm_chg_int_en_lane	Enable Pm_chg_int For INT4	internal
						
	# addr = 0x2238			mcu_int5_control	MCU INT Control Register 5	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int5_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int5_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int5_mem_ecc_error_int_en_lane	Memory ECC Error For INT5	internal
	21	0	r/w	int5_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT5	internal
	20	0	r/w	int5_mcu_int_en_lane	Enable Mcu_int For INT5	internal
	19	0	r/w	int5_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT5	internal
	18	0	r/w	int5_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT5	internal
	17	0	r/w	int5_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT5	internal
	16	0	r/w	int5_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT5	internal
	15	0	r/w	int5_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT5	internal
	14	0	r/w	int5_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT5	internal
	13	0	r/w	int5_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT5	internal
	12	0	r/w	int5_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT5	internal
	11	0	r/w	int5_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT5	internal
	10	0	r/w	int5_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT5	internal
	9	0	r/w	int5_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT5	internal
	8	0	r/w	int5_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT5	internal
	7	0	r/w	int5_frame_lock_int_en_lane	Enable Frame_lock_int For INT5	internal
	6	0	r/w	int5_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT5	internal
	5	0	r/w	int5_timer3_int_en_lane	Enable Timer4_int For INT5	internal
	4	0	r/w	int5_timer2_int_en_lane	Enable Timer3_int For INT5	internal
	3	0	r/w	int5_timer1_int_en_lane	Enable Timer2_int For INT5	internal
	2	0	r/w	int5_timer0_int_en_lane	Enable Timer1_int For INT5	internal
	1	0	r/w	int5_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT5	internal
	0	0	r/w	int5_pm_chg_int_en_lane	Enable Pm_chg_int For INT5	internal
						
	# addr = 0x223c			mcu_int6_control	MCU INT Control Register 6	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int6_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int6_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int6_mem_ecc_error_int_en_lane	Memory ECC Error For INT6	internal
	21	0	r/w	int6_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT6	internal
	20	0	r/w	int6_mcu_int_en_lane	Enable Mcu_int For INT6	internal
	19	0	r/w	int6_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT6	internal
	18	0	r/w	int6_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT6	internal
	17	0	r/w	int6_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT6	internal
	16	0	r/w	int6_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT6	internal
	15	0	r/w	int6_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT6	internal
	14	0	r/w	int6_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT6	internal
	13	0	r/w	int6_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT6	internal
	12	0	r/w	int6_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT6	internal
	11	0	r/w	int6_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT6	internal
	10	0	r/w	int6_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT6	internal
	9	0	r/w	int6_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT6	internal
	8	0	r/w	int6_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT6	internal
	7	0	r/w	int6_frame_lock_int_en_lane	Enable Frame_lock_int For INT6	internal
	6	0	r/w	int6_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT6	internal
	5	0	r/w	int6_timer3_int_en_lane	Enable Timer4_int For INT6	internal
	4	0	r/w	int6_timer2_int_en_lane	Enable Timer3_int For INT6	internal
	3	0	r/w	int6_timer1_int_en_lane	Enable Timer2_int For INT6	internal
	2	0	r/w	int6_timer0_int_en_lane	Enable Timer1_int For INT6	internal
	1	0	r/w	int6_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT6	internal
	0	0	r/w	int6_pm_chg_int_en_lane	Enable Pm_chg_int For INT6	internal
						
	# addr = 0x2240			mcu_int7_control	MCU INT Control Register 7	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int7_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int7_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int7_mem_ecc_error_int_en_lane	Memory ECC Error For INT7	internal
	21	0	r/w	int7_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT7	internal
	20	0	r/w	int7_mcu_int_en_lane	Enable Mcu_int For INT7	internal
	19	0	r/w	int7_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT7	internal
	18	0	r/w	int7_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT7	internal
	17	0	r/w	int7_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT7	internal
	16	0	r/w	int7_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT7	internal
	15	0	r/w	int7_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT7	internal
	14	0	r/w	int7_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT7	internal
	13	0	r/w	int7_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT7	internal
	12	0	r/w	int7_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT7	internal
	11	0	r/w	int7_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT7	internal
	10	0	r/w	int7_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT7	internal
	9	0	r/w	int7_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT7	internal
	8	0	r/w	int7_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT7	internal
	7	0	r/w	int7_frame_lock_int_en_lane	Enable Frame_lock_int For INT7	internal
	6	0	r/w	int7_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT7	internal
	5	0	r/w	int7_timer3_int_en_lane	Enable Timer4_int For INT7	internal
	4	0	r/w	int7_timer2_int_en_lane	Enable Timer3_int For INT7	internal
	3	0	r/w	int7_timer1_int_en_lane	Enable Timer2_int For INT7	internal
	2	0	r/w	int7_timer0_int_en_lane	Enable Timer1_int For INT7	internal
	1	0	r/w	int7_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT7	internal
	0	0	r/w	int7_pm_chg_int_en_lane	Enable Pm_chg_int For INT7	internal
						
	# addr = 0x2244			mcu_int8_control	MCU INT Control Register 8	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int8_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int8_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int8_mem_ecc_error_int_en_lane	Memory ECC Error For INT8	internal
	21	0	r/w	int8_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT8	internal
	20	0	r/w	int8_mcu_int_en_lane	Enable Mcu_int For INT8	internal
	19	0	r/w	int8_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT8	internal
	18	0	r/w	int8_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT8	internal
	17	0	r/w	int8_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT8	internal
	16	0	r/w	int8_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT8	internal
	15	0	r/w	int8_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT8	internal
	14	0	r/w	int8_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT8	internal
	13	0	r/w	int8_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT8	internal
	12	0	r/w	int8_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT8	internal
	11	0	r/w	int8_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT8	internal
	10	0	r/w	int8_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT8	internal
	9	0	r/w	int8_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT8	internal
	8	0	r/w	int8_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT8	internal
	7	0	r/w	int8_frame_lock_int_en_lane	Enable Frame_lock_int For INT8	internal
	6	0	r/w	int8_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT8	internal
	5	0	r/w	int8_timer3_int_en_lane	Enable Timer4_int For INT8	internal
	4	0	r/w	int8_timer2_int_en_lane	Enable Timer3_int For INT8	internal
	3	0	r/w	int8_timer1_int_en_lane	Enable Timer2_int For INT8	internal
	2	0	r/w	int8_timer0_int_en_lane	Enable Timer1_int For INT8	internal
	1	0	r/w	int8_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT8	internal
	0	0	r/w	int8_pm_chg_int_en_lane	Enable Pm_chg_int For INT8	internal
						
	# addr = 0x2248			mcu_int9_control	MCU INT Control Register 9	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int9_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int9_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int9_mem_ecc_error_int_en_lane	Memory ECC Error For INT9	internal
	21	0	r/w	int9_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT9	internal
	20	0	r/w	int9_mcu_int_en_lane	Enable Mcu_int For INT9	internal
	19	0	r/w	int9_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT9	internal
	18	0	r/w	int9_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT9	internal
	17	0	r/w	int9_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT9	internal
	16	0	r/w	int9_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT9	internal
	15	0	r/w	int9_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT9	internal
	14	0	r/w	int9_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT9	internal
	13	0	r/w	int9_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT9	internal
	12	0	r/w	int9_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT9	internal
	11	0	r/w	int9_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT9	internal
	10	0	r/w	int9_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT9	internal
	9	0	r/w	int9_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT9	internal
	8	0	r/w	int9_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT9	internal
	7	0	r/w	int9_frame_lock_int_en_lane	Enable Frame_lock_int For INT9	internal
	6	0	r/w	int9_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT9	internal
	5	0	r/w	int9_timer3_int_en_lane	Enable Timer4_int For INT9	internal
	4	0	r/w	int9_timer2_int_en_lane	Enable Timer3_int For INT9	internal
	3	0	r/w	int9_timer1_int_en_lane	Enable Timer2_int For INT9	internal
	2	0	r/w	int9_timer0_int_en_lane	Enable Timer1_int For INT9	internal
	1	0	r/w	int9_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT9	internal
	0	0	r/w	int9_pm_chg_int_en_lane	Enable Pm_chg_int For INT9	internal
						
	# addr = 0x224c			mcu_int10_control	MCU INT Control Register 10	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int10_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int10_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int10_mem_ecc_error_int_en_lane	Memory ECC Error For INT10	internal
	21	0	r/w	int10_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT10	internal
	20	0	r/w	int10_mcu_int_en_lane	Enable Mcu_int For INT10	internal
	19	0	r/w	int10_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT10	internal
	18	0	r/w	int10_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT10	internal
	17	0	r/w	int10_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT10	internal
	16	0	r/w	int10_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT10	internal
	15	0	r/w	int10_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT10	internal
	14	0	r/w	int10_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT10	internal
	13	0	r/w	int10_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT10	internal
	12	0	r/w	int10_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT10	internal
	11	0	r/w	int10_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT10	internal
	10	0	r/w	int10_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT10	internal
	9	0	r/w	int10_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT10	internal
	8	0	r/w	int10_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT10	internal
	7	0	r/w	int10_frame_lock_int_en_lane	Enable Frame_lock_int For INT10	internal
	6	0	r/w	int10_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT10	internal
	5	0	r/w	int10_timer3_int_en_lane	Enable Timer4_int For INT10	internal
	4	0	r/w	int10_timer2_int_en_lane	Enable Timer3_int For INT10	internal
	3	0	r/w	int10_timer1_int_en_lane	Enable Timer2_int For INT10	internal
	2	0	r/w	int10_timer0_int_en_lane	Enable Timer1_int For INT10	internal
	1	0	r/w	int10_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT10	internal
	0	0	r/w	int10_pm_chg_int_en_lane	Enable Pm_chg_int For INT10	internal
						
	# addr = 0x2250			mcu_int11_control	MCU INT Control Register 11	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int11_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int11_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int11_mem_ecc_error_int_en_lane	Memory ECC Error For INT11	internal
	21	0	r/w	int11_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT11	internal
	20	0	r/w	int11_mcu_int_en_lane	Enable Mcu_int For INT11	internal
	19	0	r/w	int11_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT11	internal
	18	0	r/w	int11_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT11	internal
	17	0	r/w	int11_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT11	internal
	16	0	r/w	int11_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT11	internal
	15	0	r/w	int11_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT11	internal
	14	0	r/w	int11_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT11	internal
	13	0	r/w	int11_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT11	internal
	12	0	r/w	int11_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT11	internal
	11	0	r/w	int11_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT11	internal
	10	0	r/w	int11_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT11	internal
	9	0	r/w	int11_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT11	internal
	8	0	r/w	int11_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT11	internal
	7	0	r/w	int11_frame_lock_int_en_lane	Enable Frame_lock_int For INT11	internal
	6	0	r/w	int11_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT11	internal
	5	0	r/w	int11_timer3_int_en_lane	Enable Timer4_int For INT11	internal
	4	0	r/w	int11_timer2_int_en_lane	Enable Timer3_int For INT11	internal
	3	0	r/w	int11_timer1_int_en_lane	Enable Timer2_int For INT11	internal
	2	0	r/w	int11_timer0_int_en_lane	Enable Timer1_int For INT11	internal
	1	0	r/w	int11_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT11	internal
	0	0	r/w	int11_pm_chg_int_en_lane	Enable Pm_chg_int For INT11	internal
						
	# addr = 0x2254			mcu_int12_control	MCU INT Control Register 12	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	int12_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int12_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int12_mem_ecc_error_int_en_lane	Memory ECC Error For INT12	internal
	21	0	r/w	int12_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT12	internal
	20	0	r/w	int12_mcu_int_en_lane	Enable Mcu_int For INT12	internal
	19	0	r/w	int12_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT12	internal
	18	0	r/w	int12_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT12	internal
	17	0	r/w	int12_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT12	internal
	16	0	r/w	int12_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT12	internal
	15	0	r/w	int12_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT12	internal
	14	0	r/w	int12_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT12	internal
	13	0	r/w	int12_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT12	internal
	12	0	r/w	int12_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For INT12	internal
	11	0	r/w	int12_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For INT12	internal
	10	0	r/w	int12_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For INT12	internal
	9	0	r/w	int12_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For INT12	internal
	8	0	r/w	int12_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For INT12	internal
	7	0	r/w	int12_frame_lock_int_en_lane	Enable Frame_lock_int For INT12	internal
	6	0	r/w	int12_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT12	internal
	5	0	r/w	int12_timer3_int_en_lane	Enable Timer4_int For INT12	internal
	4	0	r/w	int12_timer2_int_en_lane	Enable Timer3_int For INT12	internal
	3	0	r/w	int12_timer1_int_en_lane	Enable Timer2_int For INT12	internal
	2	0	r/w	int12_timer0_int_en_lane	Enable Timer1_int For INT12	internal
	1	0	r/w	int12_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT12	internal
	0	0	r/w	int12_pm_chg_int_en_lane	Enable Pm_chg_int For INT12	internal
						
	# addr = 0x2258			mcu_timer_control	MCU Ext Timer Control Register 0	
	[31:5]	0	r/w	RESERVED		
	4	0	r/w	swd_lane	Start Watchdog Timer	internal
					Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled	
					1: Enable MCU watchdog timer	
					0: Disable MCU watchdog timer	
	3	0	r/w	timer_3_en_lane	Enable Hardware Timer3	internal
					1: Enable Timer 3	
					0: Disable Timer 3	
	2	0	r/w	timer_2_en_lane	Enable Hardware Timer2	internal
					1: Enable Timer 2	
					0: Disable Timer 2	
	1	0	r/w	timer_1_en_lane	Enable Hardware Timer1	internal
					1: Enable Timer 1	
					0: Disable Timer 1	
	0	0	r/w	timer_0_en_lane	Enable Hardware Timer0	internal
					1: Enable Timer 0	
					0: Disable Timer 0	
						
	# addr = 0x225c			mcu_timer0_control	MCU Ext Timer Control Register 1	
	[31:16]	16'h01	r/w	timer0_lo_cnt_lane[15:0]	Timer 0 Counter Number	internal
	[15:0]	16'h01	r/w	timer0_hi_cnt_lane[15:0]	Timer 0 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x2260			mcu_timer1_control	MCU Ext Timer Control Register 2	
	[31:16]	16'h01	r/w	timer1_lo_cnt_lane[15:0]	Timer 1 Counter Number	internal
	[15:0]	16'h01	r/w	timer1_hi_cnt_lane[15:0]	Timer 1 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x2264			mcu_timer2_control	MCU Ext Timer Control Register 3	
	[31:16]	16'h01	r/w	timer2_lo_cnt_lane[15:0]	Timer 2 Counter Number	internal
	[15:0]	16'h01	r/w	timer2_hi_cnt_lane[15:0]	Timer 2 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x2268			mcu_timer3_control	MCU Ext Timer Control Register 4	
	[31:16]	16'h01	r/w	timer3_lo_cnt_lane[15:0]	Timer 3 Counter Number	internal
	[15:0]	16'h01	r/w	timer3_hi_cnt_lane[15:0]	Timer 3 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x226c			mcu_irq_lane	MCU Ext Timer Control Register 5	
	[31:5]	0	r/w	RESERVED		
	4	0	r/w	int_mem_ecc_error_isr_lane	Memory ECC Error IRQ	internal
	3	0	r/w	int_timer3_isr_lane	Timer3 IRQ ISR	internal
	2	0	r/w	int_timer2_isr_lane	Timer2 IRQ ISR	internal
	1	0	r/w	int_timer1_isr_lane	Timer1 IRQ ISR	internal
	0	0	r/w	int_timer0_isr_lane	Timer0 IRQ ISR	internal
						
	# addr = 0x2270			mcu_irq_mask_lane	MCU Ext Timer Control Register 6	
	[31:5]	0	r/w	RESERVED		
	4	0	r/w	int_mem_ecc_error_mask_lane	Memory ECC Error IRQ Mask	internal
	3	0	r/w	int_timer3_mask_lane	Timer3 IRQ Mask	internal
	2	0	r/w	int_timer2_mask_lane	Timer2 IRQ Mask	internal
	1	0	r/w	int_timer1_mask_lane	Timer1 IRQ Mask	internal
	0	0	r/w	int_timer0_mask_lane	Timer0 IRQ Mask	internal
						
	# addr = 0x2274			mcu_mem_reg1_lane	Lane Memory Control Register 0	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	iram_pdwn_lane	IRAM Power Control	internal
					Setting this register puts the IRAM in a reduced leakage mode.	
					1: reduced leakage mode	
					0: normal operation	
	23	0	r/w	iram_pdlvmc_lane	IRAM Power Down Select For LVMC	internal
					One of two signals used to select leakage reduction mode options when PDWN is asserted.	
	22	0	r/w	iram_pdfvssm_lane	IRAM Power Down Select For FVSSM	internal
					One of two signals used to select leakage reduction mode options when PDWN is asserted.	
	[21:19]	3'h1	r/w	iram_rtc_lane[2:0]	IRAM Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[18:16]	3'h1	r/w	iram_wtc_lane[2:0]	IRAM Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	xram_pdwn_lane	Data Memory Power Control	internal
					Setting this register puts the XDATA memory in a reduced leakage mode.	
					1: reduced leakage mode	
					0: normal operation	
	7	0	r/w	xram_pdlvmc_lane	Data Memory Power Down Select For LVMC	internal
					One of two signals used to select leakage reduction mode options when PDWN is asserted.	
	6	0	r/w	xram_pdfvssm_lane	Data Memory Power Down Select For FVSSM	internal
					One of two signals used to select leakage reduction mode options when PDWN is asserted.	
	[5:3]	3'h1	r/w	xram_rtc_lane[2:0]	Data Memory Read Timing Control	internal
					RTC[1:0] is read timing control - Default set to 2'b010. RTC[2] is reserved - Default set to 0. See AC Characteristics table for specific timing information.	
	[2:0]	3'h1	r/w	xram_wtc_lane[2:0]	Data Memory Write Timing Control	internal
					WTC[1:0] is write timing control - Default set to 2'b010. WTC[2] is reserved. Default set to 0. See AC Characteristics table for specific timing information.	
						
	# addr = 0x2278			mcu_mem_reg2_lane	Lane Memory Control Register 1	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	cache_pdwn_lane	Cache Memory Power Control	internal
					Setting this register puts the cache memory in a reduced leakage mode.	
					1: reduced leakage mode	
					0: normal operation	
	7	0	r/w	cache_pdlvmc_lane	Cache Memory Power Down Select For LVMC	internal
					One of two signals used to select leakage reduction mode options when PDWN is asserted.	
	6	0	r/w	cache_pdfvssm_lane	Cache Memory Power Down Select For FVSSM	internal
					One of two signals used to select leakage reduction mode options when PDWN is asserted.	
	[5:3]	3'h1	r/w	cache_rtc_lane[2:0]	Cache Memory Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[2:0]	3'h1	r/w	cache_wtc_lane[2:0]	Cache Memory Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
						
	# addr = 0x227c			mcu_timer_ctrl_1_lane	MCU Ext Timer Control Register 7	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	timer_2ex_sel_lane[1:0]	MCU Timer T2EX Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[5:4]	2'h0	r/w	timer_2_sel_lane[1:0]	MCU Timer T2 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[3:2]	2'h0	r/w	timer_1_sel_lane[1:0]	MCU Timer T1 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[1:0]	2'h0	r/w	timer_0_sel_lane[1:0]	MCU Timer T0 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
						
	# addr = 0x2280			mcu_timer_ctrl_2_lane	MCU Ext Timer Control Register 8	
	31	0	r/w	pwm0_en_lane	Enable Timer Clock Generation Function0 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm0_counter_lane[30:0]	Timer Clock Block 0 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])	
						
	# addr = 0x2284			mcu_timer_ctrl_3_lane	MCU Ext Timer Control Register 9	
	31	0	r/w	pwm1_en_lane	Enable Timer Clock Generation Function1 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm1_counter_lane[30:0]	Timer Clock Block 1 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])	
						
	# addr = 0x2288			mcu_timer_ctrl_4_lane	MCU Ext Timer Control Register 10	
	31	0	r/w	pwm2_en_lane	Enable Timer Clock Generation Function2 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm2_counter_lane[30:0]	Timer Clock Block 2 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])	
						
	# addr = 0x228c			mcu_timer_ctrl_5_lane	MCU Ext Timer Control Register 11	
	31	0	r/w	pwm3_en_lane	Enable Timer Clock Generation Function3 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm3_counter_lane[30:0]	Timer Clock Block 3 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])	
						
	# addr = 0x2290			mcu_timer_ctrl_6_lane	MCU Ext Timer Control Register 12	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	pwm3_clk_sel_lane[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[5:4]	2'h0	r/w	pwm2_clk_sel_lane[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[3:2]	2'h0	r/w	pwm1_clk_sel_lane[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[1:0]	2'h0	r/w	pwm0_clk_sel_lane[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
						
	# addr = 0x2294			mcu_timer_ctrl_7_lane	MCU Ext Timer Control Register 13	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	timer3_clk_sel_lane[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[5:4]	2'h0	r/w	timer2_clk_sel_lane[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[3:2]	2'h0	r/w	timer1_clk_sel_lane[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[1:0]	2'h0	r/w	timer0_clk_sel_lane[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
						
	# addr = 0x2298			mcu_debug0_lane	Lane MCU Debug Register 0	
	[31:24]	8'h0	r/w	mcu_debug3_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debug2_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug1_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug0_lane[7:0]	For Debug Only	internal
						
	# addr = 0x229c			mcu_debug1_lane	Lane MCU Debug Register 1	
	[31:24]	8'h0	r/w	mcu_debug7_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debug6_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug5_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug4_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22a0			mcu_debug2_lane	Lane MCU Debug Register 2	
	[31:24]	8'h0	r/w	mcu_debugb_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debuga_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug9_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug8_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22a4			mcu_debug3_lane	Lane MCU Debug Register 3	
	[31:24]	8'h0	r/w	mcu_debugf_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debuge_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debugd_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debugc_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22a8			mcu_debug_lane	Lane MCU Debug Register 4	
	[31:0]	32'h0	r/w	mcu_debug_lane[31:0]	For Debug Only	internal
						
	# addr = 0x22ac			ext_int_control	Ext INT Control	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	extint_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	extint_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	extint_mem_ecc_error_int_en_lane	Memory ECC Error For External INT	internal
	21	0	r/w	extint_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For EXT_INT	internal
	20	0	r/w	extint_mcu_int_en_lane	Enable Mcu_int For  EXT_INT	internal
	19	0	r/w	extint_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For  EXT_INT	internal
	18	0	r/w	extint_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For  EXT_INT	internal
	17	0	r/w	extint_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For  EXT_INT	internal
	16	0	r/w	extint_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For  EXT_INT	internal
	15	0	r/w	extint_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For  EXT_INT	internal
	14	0	r/w	extint_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For  EXT_INT	internal
	13	0	r/w	extint_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For  EXT_INT	internal
	12	0	r/w	extint_dme_dec_remote_balance_err_int_en_lane	Enable Dme_dec_remote_balance_err_int For  EXT_INT	internal
	11	0	r/w	extint_remote_ctrl_valid_int_en_lane	Enable Remote_ctrl_valid_int For  EXT_INT	internal
	10	0	r/w	extint_remote_status_valid_int_en_lane	Enable Remote_status_valid_int For  EXT_INT	internal
	9	0	r/w	extint_pin_tx_train_enable_int_en_lane	Enable Pin_tx_train_enable_int For  EXT_INT	internal
	8	0	r/w	extint_pin_rx_train_enable_int_en_lane	Enable Pin_rx_train_enable_int For  EXT_INT	internal
	7	0	r/w	extint_frame_lock_int_en_lane	Enable Frame_lock_int For  EXT_INT	internal
	6	0	r/w	extint_frame_unlock_int_en_lane	Enable Frame_unlock_int For  EXT_INT	internal
	5	0	r/w	extint_timer3_int_en_lane	Enable Timer4_int For  EXT_INT	internal
	4	0	r/w	extint_timer2_int_en_lane	Enable Timer3_int For  EXT_INT	internal
	3	0	r/w	extint_timer1_int_en_lane	Enable Timer2_int For  EXT_INT	internal
	2	0	r/w	extint_timer0_int_en_lane	Enable Timer1_int For  EXT_INT	internal
	1	0	r/w	extint_spd_int_gen_en_lane	Enable Spd_int_gen_lane For  EXT_INT	internal
	0	0	r/w	extint_pm_chg_int_en_lane	Enable Pm_chg_int For  EXT_INT	internal
						
	# addr = 0x22b0			ana_if_trx_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_trx_addr_lane[7:0]	Force TRX Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	[23:16]	0	r/w	ana_reg_trx_wd_lane[7:0]	Force TRX Analog Register WD PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	[15:8]	0	r	ana_reg_trx_rd_out_lane[7:0]	TRX Analog Register RD_OUT Output	internal
	7	0	r/w	ana_reg_trx_rst_lane	Force TRX Analog Register RST PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	6	0	r/w	ana_reg_trx_we_lane	Force TRX Analog Register WE PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	5	0	r/w	ana_reg_trx_re_lane	Force TRX Analog Register RE PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	4	0	r/w	ana_reg_trx_force_lane	TRX Analog Register Force	internal
					Force Analog TRX Lane Register PIN Control	
					1: Enable	
					0: Disable	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x22b4			ana_if_dfee_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_dfee_addr_lane[7:0]	Force DFEE Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	[23:16]	0	r/w	ana_reg_dfee_wd_lane[7:0]	Force DFEE Analog Register WD PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	[15:8]	0	r	ana_reg_dfee_rd_out_lane[7:0]	DFEE Analog Register RD_OUT Output	internal
	7	0	r/w	ana_reg_dfee_rst_lane	Force DFEE Analog Register RST PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	6	0	r/w	ana_reg_dfee_we_lane	Force DFEE Analog Register WE PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	5	0	r/w	ana_reg_dfee_re_lane	Force DFEE Analog Register RE PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	4	0	r/w	ana_reg_dfee_force_lane	DFEE Analog Register Force	internal
					Force Analog DFEE Register PIN Control	
					1: Enable	
					0: Disable	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x22b8			ana_if_dfeo_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_dfeo_addr_lane[7:0]	Force DFEO Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	[23:16]	0	r/w	ana_reg_dfeo_wd_lane[7:0]	Force DFEO Analog Register WD PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	[15:8]	0	r	ana_reg_dfeo_rd_out_lane[7:0]	DFEO Analog Register RD_OUT Output	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	7	0	r/w	ana_reg_dfeo_rst_lane	Force DFEO Analog Register RST PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	6	0	r/w	ana_reg_dfeo_we_lane	Force DFEO Analog Register WE PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	5	0	r/w	ana_reg_dfeo_re_lane	Force DFEO Analog Register RE PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	4	0	r/w	ana_reg_dfeo_force_lane	Force DFEO Analog Register Force	internal
					Force Analog DFEO Register PIN Control	
					1: Enable	
					0: Disable	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x2300			pt_control0	Main Control Register	
	31	0	r/w	PT_EN_LANE	PHY Test Enable	
					0: PHY Test disable	
					1: PHY Test enable	
					Pattern should be selected while PT_EN = 0. When set to 1, this signal clears the pattern and error counts and begins looking for pattern lock. When set to zero this stops the testing and freeze the error and pattern counts.	
	[30:29]	2'h0	r/w	PT_EN_MODE_LANE[1:0]	PHY Test Enable Mode	
					2'b00: enable PT after pt_en = 1	
					2'b01: enable PT after pt_en = 1 and normal_state_ready = 1	
					2'b10: enable PT after pt_en = 1 and pt_phyready_force = 1	
					Others: Reserved	
	28	0	r/w	PT_PHYREADY_FORCE_LANE	PHY Test PHY Ready Force	
					0: Not force	
					1: Force PHY ready in PHY Test with 1	
	[27:22]	6'h09	r/w	PT_TX_PATTERN_SEL_LANE[5:0]	PHY Test TX Pattern Select	
					6'h01: User Pattern 80Bit	
					6'h02: User Pattern 64Bit	
					6'h03: Packet Pattern	
					6'h08: Jitter Pattern K28.5	
					6'h09: Jitter Pattern 1T	
					6'h0a: Jitter Pattern 2T	
					6'h0b: Jitter Pattern 4T	
					6'h0c: Jitter Pattern 5T	
					6'h0d: Jitter Pattern 8T	
					6'h0e: Jitter Pattern 10T	
					6'h10: PRBS 7	
					6'h11: PRBS 9	
					6'h12: PRBS 11	
					6'h13: PRBS 11_0	
					6'h14: PRBS 11_1	
					6'h15: PRBS 11_2	
					6'h16: PRBS 11_3	
					6'h17: PRBS 15	
					6'h18: PRBS 16	
					6'h19: PRBS 23	
					6'h1a: PRBS 31	
					6'h1b: PRBS 32	
					6'h20: SATA Pattern LTDP	
					6'h21: SATA Pattern HTDP	
					6'h22: SATA Pattern LFSCP	
					6'h23: SATA Pattern SSOP	
					6'h24: SATA Pattern LBP	
					6'h25: SATA Pattern COMP	
					6'h28: SAS Pattern JTPAT	
					6'h29: SAS Pattern MJTPAT	
					6'h2a: SAS Pattern CJTPAT	
					6'h2b: SAS Pattern DFE_TRAIN	
					6'h2c: SAS Pattern DFE_TRAIN_DONE	
					Others: Reserved	
					Refer design spec for detail pattern selection	
	[21:16]	6'h09	r/w	PT_RX_PATTERN_SEL_LANE[5:0]	PHY Test RX Pattern Select	
					6'h01: User Pattern 80Bit	
					6'h02: User Pattern 64Bit	
					6'h08: Jitter Pattern K28.5	
					6'h09: Jitter Pattern 1T	
					6'h0a: Jitter Pattern 2T	
					6'h0b: Jitter Pattern 4T	
					6'h0c: Jitter Pattern 5T	
					6'h0d: Jitter Pattern 8T	
					6'h0e: Jitter Pattern 10T	
					6'h10: PRBS 7	
					6'h11: PRBS 9	
					6'h12: PRBS 11	
					6'h13: PRBS 11_0	
					6'h14: PRBS 11_1	
					6'h15: PRBS 11_2	
					6'h16: PRBS 11_3	
					6'h17: PRBS 15	
					6'h18: PRBS 16	
					6'h19: PRBS 23	
					6'h1a: PRBS 31	
					6'h1b: PRBS 32	
					6'h20: SATA Pattern LTDP	
					6'h21: SATA Pattern HTDP	
					6'h22: SATA Pattern LFSCP	
					6'h23: SATA Pattern SSOP	
					6'h24: SATA Pattern LBP	
					6'h25: SATA Pattern COMP	
					6'h28: SAS Pattern JTPAT	
					6'h29: SAS Pattern MJTPAT	
					6'h2a: SAS Pattern CJTPAT	
					6'h2b: SAS Pattern DFE_TRAIN	
					6'h2c: SAS Pattern DFE_TRAIN_DONE	
					Others: Reserved	
					Refer design spec for detail pattern selection	
	[15:12]	4'h7	r/w	PT_LOCK_CNT_LANE[3:0]	PHY Test Pattern Lock Count Thershold	
					PHY Test comparator begins after pt_lock_cnt cycle's lock	
	11	0	r/w	PT_CNT_RST_LANE	PHY Test Pattern Counter Reset	
					0: not reset	
					1: reset	
	10	0	r/w	PT_START_RD_LANE	PHY Test Start Running Disparity	
					This register selects the initial running disparity for SATA test patterns.	
					0: Initial Disparity for pattern is negative	
					1: Initial Disparity for pattern is positive	
	[9:8]	0	r/w	TX_TRAIN_PAT_SEL_LANE[1:0]	TX Training Pattern Select	
					2'b00: Scrambler0(LFSR16) through 8/10, only for 40bit mode	
					2'b01: LFSR11, each lane with same formula and seed for 10G-KR	
					2'b10: LFSR11, each lane with different formula and seed for 100G	
					2'b11: Packet mode, only for 40bit mode	
	7	0	r/w	tx_train_pat_force_lane	TX Training Pattern Force	internal
					0: TX pattern is selected by tx_train_pat_sel	
					1: TX pattern is selected by pt_tx_pattern_sel	
					This bit is only valid when tx_train_en = 1.	
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	PT_RST_LANE	PHY Test Reset	
					0: Not reset mode	
					1: This is a reset signal to PHY Test. Once its set to 1, all registers in PHY Test are cleared.	
						
	# addr = 0x2304			pt_control1	Detail Control Register	
	31	0	r/w	pt_relock_lane	PHY Test Relock Enable	internal
					0: Disable relock	
					1: Enable relock,	
					This bit is only valid for SAS, USER_80B and JITP. Reset state machine for SAS and USER_80B. And enable 40bit sync detection for JITP.	
	30	0	r/w	pt_sync_mode_lane	PHY Test Sync Mode Select	internal
					For SATA Pattern	
					0: sync with K28.5 at beginning	
					1: sync with 40bit pattern at anytime, except HTDP pattern	
					For USER 80B Pattern	
					0: No Sync, just check if received pattern is repeat	
					1: sync with 283 pattern at beginning and check if received pattern is exactly reg_pt_user_patter[79:0]	
	[29:27]	3'h0	r/w	pt_prbs_seed_sel_lane[2:0]	PRBS Seed Select	internal
					3'b000: 40'hff_ffff_ffff	
					3'b001: 40'hff_ffff_f3f5	
					3'b010: 40'hff_ffff_f513	
					3'b011: 40'hff_ffff_f5a7	
					3'b100: 40'hff_ffff_f36f	
					3'b101: 40'hff_ffff_6f0f	
					Others: 40'hff_ffff_ffff	
	26	0	r/w	pt_prbs_load_lane	PRBS Input Select	internal
					0: use previous data to calculate next	
					1: use input rxdata to calculate next	
	25	0	r/w	pt_prbs_lock_mode_lane	PRBS Lock Mode Selection	internal
					0: PRBS lock after total 16 cycles match	
					1: PRBS lock after continuous 16 cycles match	
	24	0	r/w	pt_prbs_inv_lane	PRBS Pattern Inversion	internal
					0: normal output	
					1: inverted output	
	23	0	r/w	PT_PRBS_ENC_EN_LANE	PRBS 8/10bit Coding Enable	
					0: disable	
					1: enable	
					After enable, PHY must works at 40bit mode. 32bit PRBS is sent to encoder to generate 40bit encoding data.	
	22	0	r/w	PT_SATA_LONG_LANE	SATA Pattern Select	
					0: Short version of SATA pattern	
					1: Long version of SATA pattern	
	21	0	r/w	RESERVED		
	20	0	r/w	pt_oob_en_lane	Out Of Band (OOB) Enable	internal
					0: Disable	
					1: Enable	
					This register allows PHY Test to control the idle signal to generate pattern that resembles OOB.	
	[19:18]	2'h0	r/w	pt_oob_speed_lane[1:0]	Out Of Band (OOB) Speed	internal
					2'b00: Every bit of the OOB pattern is transmitted 1 time (Use for 1.5G data rate)	
					2'b01: Every bit of the OOB pattern is transmitted 2 times (Use for 3G data rate)	
					2'b10: Every bit of the OOB pattern is transmitted 4 times (Use for 6G data rate)	
					2'b11: Every bit of the OOB pattern is transmitted 8 times (reserved for future speed)	
	[17:16]	2'h0	r/w	pt_oob_pat_sel_lane[1:0]	Out Of Band (OOB) Pattern Select	internal
					Selects which pattern is transmitted during an emulated OOB burst.	
					2'b00: Transmit the align primitive	
					2'b01: Transmit D24.3 pattern	
					2'b10: Reserved, do not use	
					2'b11: Reserved,  do not use	
	[15:8]	8'h30	r/w	pt_oob_idle_len_lane[7:0]	Out Of Band (OOB) Idle Length.	internal
					Specifies the emulated OOB gap width.	
					IDLE period = PT_OOB_IDLE_LEN x 40 UI.	
	[7:0]	8'h10	r/w	pt_oob_burst_len_lane[7:0]   	PHY Test Out Of Band (OOB) Burst Length.	internal
					Burst Length = PT_OOB_BURST_LEN x 40 UI.	
						
	# addr = 0x2308			pt_user_pattern0	User Defined Pattern0	
	[31:0]	32'h0	r/w	PT_USER_PATTERN_LANE[79:48]	User Defined Pattern	
					User defined pattern for both 80bit and 64bit user pattern	
						
	# addr = 0x230c			pt_user_pattern1	User Defined Pattern1	
	[31:0]	32'h0	r/w	PT_USER_PATTERN_LANE[47:16]	User Defined Pattern	
					User defined pattern for both 80bit and 64bit user pattern	
						
	# addr = 0x2310			pt_user_pattern2	User Defined Pattern2	
	[31:16]	16'h0	r/w	PT_USER_PATTERN_LANE[15:0]	User Defined Pattern	
					User defined pattern for both 80bit and 64bit user pattern	
	[15:8]	8'h0	r/w	PT_USER_K_CHAR_LANE[7:0]	64bit User Pattern K Character	
					Indicate which byte is K character for 8/10 encoder	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r	PT_PASS_LANE	PHY Test Pass Flag	
					0: 1 or more errors is found or the pattern is not locked	
					1: the pattern is locked and no error is detected	
	0	0	r	PT_LOCK_LANE	PHY Test Pattern Lock Flag	
					0: Pattern detector is not locked onto the pattern	
					1: Pattern detector is locked onto the pattern	
					If the pattern doesn't lock then either the signal quality is low or the pattern provided to the receiver doesn't match the programmed pattern.	
						
	# addr = 0x2314			pt_counter0	Pattern Counter0	
	[31:0]	0	r	PT_CNT_LANE[47:16]	PHY Test Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
						
	# addr = 0x2318			pt_counter1	Pattern Counter1	
	[31:16]	0	r	PT_CNT_LANE[15:0]	PHY Test Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x231c			pt_counter2	Pattern Counter2	
	[31:0]	0	r	PT_ERR_CNT_LANE[31:0]	PHY Test Error Count	
					The number of error bits encountered after obtaining pattern lock	
						
	# addr = 0x2400			dfe_ctrl_reg0	DFE Control	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	dfe_tap_sign_mode_lane	DFE Tap Sign Mode	internal
					1: DFE tap sign change is limited By dfe_tap_sign_set Pulse Frequency	
					0: DFE tap sign change freely	
	26	0	r/w	dfe_tap_sign_set_lane	DFE Tap Sign Set	internal
					Positive Edge Active, Each Positive Edge Allow One Sign Change	
	25	0	r/w	dfe_tap_refresh_e_lane	DFE Tap Refresh For Even	internal
					Refresh Even Taps To Analog	
	24	0	r/w	dfe_tap_refresh_o_lane	DFE Tap Refresh For Odd	internal
					Refresh Odd Taps To Analog	
	23	1	r/w	dfe_adapt_even_en_lane	Even Path DFE Adapt Enable	internal
					0: Stop Even Tap Adaptation.	
					1: Enable Even Tap Adaptation.	
	22	1	r/w	dfe_adapt_odd_en_lane	Odd Path DFE Adapt Enable	internal
					0: Stop Odd Tap Adaptation.	
					1: Enable Odd Tap Adaptation 	
	21	1	r/w	dfe_even_odd_sim_adapt_lane	DFE Even Odd Simultanous Adapt	internal
					0: Even Adapt First Then Odd	
					1: Even Odd Adapt Simultaneously	
	20	1	r/w	dfe_adapt_adj_f1_dc_en_lane	F1/Voff Adjustment Logic Enable	internal
					0: Disable	
					1: Enable	
	19	0	r/w	dfe_coarse_step_en_lane	DFE Coarse Step Enable	internal
					0: Use fine or accurate step size	
					1: Use coarse step size	
	18	0	r/w	dfe_fine_step_en_lane	DFE Fine Step Enable	internal
					0: Use accurate step size	
					1: Use fine step size	
	17	0	r	dfe_done_lane	DFE Done Flag	internal
					0: DFE adapting	
					1: DFE adaptation Done	
	16	0	r/w	dfe_start_lane	DFE Start	internal
					Positive edge trigger DFE Adaptation	
					Negative  edge clear DFE DONE	
	15	0	r/w	RESERVED		
	14	0	r/w	dfe_adapt_abort_lane	Abort DFE Adaptation	internal
					0: No effect	
					1: Exit Adaptation.	
	13	0	r/w	dfe_adapt_cont_lane	DFE Continuous Adaptation Mode	internal
					0: DFE Adaptation time controlled by dfe_adapt_lpnum_lane	
					1: DFE Adaptation in continuous mode	
	12	1	r/w	dfe_maxeo_low_mode_lane	DFE Maxeo Low Mode	internal
					0: Don't Consider D-1 != D0 Condition In MaxEO	
					1: Consider D-1 != D0 condition in MaxEO	
	11	0	r/w	dfe_f0b_center_mode_lane	DFE F0B Center Mode	internal
					0: F0b mode measure F0	
					1: F0b Center Mode, Measure F0 + Fn1	
	10	1	r/w	dfe_mmse_mode_lane	DFE Adaptation Algorithm	internal
					0: MAXEO Mode	
					1: MMSE Mode 	
	9	0	r/w	dfe_f0b_mode_lane	DFE F0B Mode	internal
					0: DFE Adaptation not in F0B Mode	
					1: DFE Adaptation in F0B Mode. Exclusive With dfe_f0d_mode	
	8	0	r/w	dfe_f0d_mode_lane	DFE F0D Mode	internal
					0: DFE Adaptation not in F0D Mode	
					1: DFE Adaptation in F0D Mode. Exclusive With dfe_f0b_mode	
	[7:4]	4'hf	r/w	DFE_ADAPT_SPLR_EN_LANE[3:0]	DFE Adaptation Sampler Selection	
					1: Enable This Sampler	
					0: Disable This Sampler	
					[0]: Data F1N Sampler (DN) Enable	
					[1]: Data F1P Sampler (DP) Enable	
					[2]: Slicer F1N Sampler (SN) Enable	
					[3]: Slicer F1P Sampler (SP) Enable	
	[3:0]	4'h1	r/w	dfe_float_sel_lane[3:0]	DFE Floating Tap Select	internal
					Valid range is 1,2  ... 11	
						
	# addr = 0x2404			dfe_ctrl_reg1	DFE Control	
	[31:22]	10'h1	r/w	dfe_pol_lpnum_lane[9:0]	Polarity Table Loop Number	internal
					Controls how many polarity table round for each sampler.	
					Loop number = register value + 1	
	[21:12]	10'h1	r/w	DFE_ADAPT_LPNUM_LANE[9:0]	DFE Adapt FSM Loop Number	
					Controls how many round of sampler sweeping for each DFE call.	
					Loop number = register value + 1	
	11	0	r/w	dfe_fbmd_f0_lane	DFE F0 Feedback Mode	internal
					0: Feedback F0 Based On Dfe_fmbd_f1pn And Dfe_fbmd_dataslicer	
					1: Feedback F0 to all 4 sampler in even and odd	
	10	0	r	dfe_fsm_debug_pause_lane	DFE FSM Debug Pause Flag	internal
					0: Not in SWPP state	
					1: In SWPP State	
	9	0	r/w	dfe_fbmd_dataslicer_lane	Data/Slicer Feedback Mode	internal
					0: feedback value to self	
					1: feedback value to both Data and Slicer	
	8	0	r/w	dfe_fbmd_f1pn_lane	F1P/F1N Feedback Mode	internal
					0: feedback to self	
					1: feedback to both F1P and F1N	
	7	0	r/w	dfe_track_mode_lane	DFE Tracking Mode	internal
					0: Eq Training Mode	
					1: Data Tracking Mode 	
	6	1	r/w	dfe_clr_frac_en_lane	Enable Freg_frac Clear When Switching Sampler	internal
					0: Disable	
					1: Enable	
	5	0	r/w	dfe_fsm_debug_next_lane	DFE FSM Debug Mode Next Step Trigger	internal
					Positive Edge Active, Indicates Software Post-processing Is Done	
	4	0	r/w	dfe_fsm_debug_mode_lane	DFE FSM Debug Mode	internal
					0: Non-debug Mode	
					1: DFE FSM Debug Mode, DFE Adaptation FSM Pauses At Post-processing Stage	
	[3:2]	2'h0	r/w	dfe_sat_f0_trig_on_lane[1:0]	F0 Saturation On Threshold	internal
					2'b00: 60	
					2'b01: 61	
					2'b10: 62	
					2'b11: 63	
	[1:0]	2'h0	r/w	dfe_sat_f0_trig_off_lane[1:0]	F0 Saturation Off Threshold	internal
					2'b00: 58	
					2'b01: 59	
					2'b10: 60	
					2'b11: 61	
						
	# addr = 0x2408			dfe_ctrl_reg2	DFE Control	
	31	0	r/w	dfe_f0_coarse_step_en_lane	DFE F0 Coarse Step Enable	internal
					0: F0 adaptation uses fine or accurate step size	
					1: F0 adaptation uses coarse step size	
	30	0	r/w	dfe_f0_fine_step_en_lane	DFE F0 Fine Step Enable	internal
					0: F0 adaptation uses accurate step size	
					1: F0 adaptation uses fine step size	
	29	0	r	dfe_updated_lane	DFE Updated	internal
					0: DFE is still updating.	
					1: DFE update finished for all taps, both analog and digital.	
	28	0	r	dfe_f0_sat_o_lane	Odd Path DFE F0 Saturation Flag	internal
					0: Odd path DFE F0 not saturated	
					1: Odd path DFE F0 has saturated	
	27	0	r	dfe_f0_sat_e_lane	Even Path DFE F0 Saturation Flag	internal
					0: Even path DFE F0 not saturated	
					1: Even path DFE F0 has saturated	
	26	0	r	dfe_satur_status_lane	Delayed Saturation Status, Active High	internal
					0: Not saturated	
					1: Saturated	
	[25:24]	0	r/w	dfe_tap_settle_scale_lane[1:0]	Select Tap Settling Time Scale Factor	internal
					0: No Scaleing	
					1: 1/2	
					2: 1/4	
					3: 1/8	
	23	1	r/w	dfe_data_f0_sel_lane	Set F0 To Be The Following Value When Sampler Selected As Data Path	internal
					0: 0	
					1: Average of F1P and F1N divided by 2	
	22	1'h0	r/w	DFE_UPDATE_DC_EN_LANE	DFE Update Enable For DC	
					0: Disable	
					1: Enable	
	[21:16]	6'h00	r/w	dfe_update_f_en_lane[5:0]	DFE Update Enable For Floating Taps	internal
					Each bit corresponding to one floating tap, active high.	
					[0]: FF0	
					[1]: FF1	
					. . .	
					[5]: FF5	
	[15:0]	16'h0000	r/w	DFE_UPDATE_EN_LANE[15:0]	DFE Tap Adaptation Enable. 	
					Each bit corresponding to one fix tap.	
					[0]: F0	
					[1]: F1	
					. . .	
					[15]: F15	
						
	# addr = 0x240c			dfe_ctrl_reg3	DFE Control	
	31	0	r	dfe_locka_o_lane	DFE Lock Condition A For Odd	internal
					0: Not locked	
					1: Locked	
	30	0	r	dfe_locka_e_lane	DFE Lock Condition A For Even	internal
					0: Not locked	
					1: Locked	
	29	0	r	dfe_lockb_o_lane	DFE Lock Condition B For Odd	internal
					0: Not locked	
					1: Locked	
	28	0	r	dfe_lockb_e_lane	DFE Lock Condition B For Even	internal
					0: Not locked	
					1: Locked	
	27	0	r/w	dfe_lock_clr_lane	Clear The Lock Flag To 1	internal
					0: Not clear	
					1: Clear	
	26	0	r/w	RESERVED		
	[25:16]	10'h3f	r/w	dfe_switch_time_lane[9:0]	DFE Switch Time	internal
					Only during this time DFE adapts	
					Typically 31 63 127 255, unit is frame	
					Actual frame# = register value + 1	
	15	0	r/w	RESERVED		
	[14:10]	5'h4	r/w	dfe_hold_time_lane[4:0]	DFE Hold Time	internal
					During this time DFE does not adapt	
					Typically 2 4 6 8 16, unit is frame	
					Actual frame# = register value + 1	
	9	0	r/w	cdr_edge_path_sel_lane	Select Which Path To Use For Edge (even) Samplers In Full Rate Mode	internal
					0: Data path	
					1: Slicer path	
	8	0	r/w	dfe_full_rate_mode_lane	DFE Full Rate Mode	internal
					0: Half Rate Mode	
					1: Full Rate Mode	
	7	1	r/w	ana_rx_sel_mu_f_lane	CDR Mu Select	internal
					0: Initial value	
					1: Final value	
	6	0	r/w	dfe_dis_lane	Disable DFE From Speed Table	internal
					0: Not disabled	
					1: Disabled	
	[5:0]	0	r/w	eye_open_lane[5:0]	Eye Open To PIPE	internal
						
	# addr = 0x2410			rx_eq_clk_ctrl	Dfe And Eom Clock Reset Control	
	31	0	r/w	dfe_en_fm_reg_lane	Select DFE_EN From Reg	internal
	30	0	r/w	dfe_pat_dis_fm_reg_lane	Select DFE_PAT_DIS From Reg	internal
	29	0	r/w	dfe_update_dis_fm_reg_lane	Select DFE_UPDATE_DIS From Reg	internal
	[28:10]	0	r/w	RESERVED		
	9	0	r	int_dfe_en_lane	DFE_EN From PIN Readback	internal
	8	0	r/w	dfe_clk_on_lane	DFE Clock On	internal
					Debug use only, force on DFE clock	
					0: Normal	
					1: Force enable	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1	r/w	DFE_PAT_DIS_LANE	DFE Pattern Protection Disable	
					0: Pattern Protection enabled	
					1: pattern protection disabled	
	4	1	r/w	DFE_EN_LANE	DFE Enable	
					Gate DFE High Speed Logic When Dfe Adaptation Is Not Needed	
					0: DFE won't be used for this link	
					1: DFE may be used for this link	
	3	0	r/w	DFE_UPDATE_DIS_LANE	Disable DFE Update	
					0: Disable	
					1: Not disable	
	2	1	r/w	reset_dfe_lane	Reset DFE Functio	internal
					Controlled By Firmware Function	
					0: No reset	
					1: Reset	
	1	0	r/w	dfe_mcu_clk_en_lane	DFE Use MCU Clock	internal
					0: Don't Use MCU_CLK As DFE_CLK	
					1: Use MCU_CLK as DFE_CLK	
	0	1	r/w	dfe_clk_off_lane	Gate DFE Clock When RX_CLK Is Not Valid	internal
						
	# addr = 0x2414			dfe_ctrl_reg4	Dfe_ctrl Output Override	
	[31:14]	0	r/w	RESERVED		
	[13:12]	2'h0	r/w	dfe_ctrl_splr_lane[1:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
					2'b00: current sampler is dp	
					2'b01: current sampler is dn	
					2'b10: current sampler is sp	
					2'b11: current sampler is sn	
	[11:8]	4'h0	r/w	dfe_ctrl_fb_sel_lane[3:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
					[0]: feedback to sampler dp	
					[1]: feedback to sampler dn	
					[2]: feedback to sampler sp	
					[3]: feedback to sampler sn	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ctrl_switch_lane	Used When DFE_CTRL_BYPASS_LANE = 1	internal
					0: Hold	
					1: Switch	
	[4:1]	4'h0	r/w	dfe_ctrl_pol_lane[3:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
					[0]: F0_POL	
					[1]: F1_POL	
					[2]: F2_POL	
					[3]: F3_POL	
	0	0	r/w	dfe_ctrl_bypass_lane	DFE Control Bypass	internal
					0: No override	
					1: Override DFE_CTRL Output To DFE HSL	
						
	# addr = 0x2418			dfe_ana_reg0	To Analog Override	
	31	0	r/w	dfe_ctrl_ana_bypass_lane	DFE Control To ANA Bypass	internal
					0: No override	
					1: Override dfe_ctrl outputs to Analog	
	[30:22]	0	r/w	RESERVED		
	21	0	r/w	ana_rx_dfe_f0_pol_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	20	0	r/w	ana_rx_dfe_f0_pol_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	19	0	r/w	ana_rx_dfe_f1_pol_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	18	0	r/w	ana_rx_dfe_f1_pol_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	17	0	r/w	ana_rx_dfe_f2_pol_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	16	0	r/w	ana_rx_dfe_f2_pol_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	15	0	r/w	ana_rx_dfe_f3_pol_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	14	0	r/w	ana_rx_dfe_f3_pol_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	13	0	r/w	ana_rx_dfe_f0_pol_en_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	12	0	r/w	ana_rx_dfe_f0_pol_en_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	11	0	r/w	ana_rx_dfe_f1_pol_en_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	10	0	r/w	ana_rx_dfe_f1_pol_en_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	9	0	r/w	ana_rx_dfe_f23_pol_en_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	8	0	r/w	ana_rx_dfe_f23_pol_en_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	7	0	r/w	ana_rx_path_sel_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	6	0	r/w	ana_rx_path_sel_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	5	0	r/w	ana_rx_data_slicer_path_switch_o_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	4	0	r/w	ana_rx_data_slicer_path_switch_e_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[3:0]	4'h1	r/w	ana_rx_dfe_floating_sel_lane[3:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
						
	# addr = 0x241c			dfe_ana_reg1	To Analog Force	
	[31:28]	4'h2	r/w	dfe_step_coarse_f0b_lane[3:0]	F0B Coarse Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[27:24]	4'h4	r/w	dfe_step_fine_f0b_lane[3:0]	F0B Fine Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	ana_rx_dfe_f0_pol_s_force_lane	Analog Control Force Value	internal
	20	0	r/w	ana_rx_dfe_f0_pol_d_force_lane	Analog Control Force Value	internal
	19	0	r/w	ana_rx_dfe_f1_pol_s_force_lane	Analog Control Force Value	internal
	18	0	r/w	ana_rx_dfe_f1_pol_d_force_lane	Analog Control Force Value	internal
	17	0	r/w	ana_rx_dfe_f2_pol_s_force_lane	Analog Control Force Value	internal
	16	0	r/w	ana_rx_dfe_f2_pol_d_force_lane	Analog Control Force Value	internal
	15	0	r/w	ana_rx_dfe_f3_pol_s_force_lane	Analog Control Force Value	internal
	14	0	r/w	ana_rx_dfe_f3_pol_d_force_lane	Analog Control Force Value	internal
	13	0	r/w	ana_rx_dfe_f0_pol_en_s_force_lane	Analog Control Force Value	internal
	12	0	r/w	ana_rx_dfe_f0_pol_en_d_force_lane	Analog Control Force Value	internal
	11	0	r/w	ana_rx_dfe_f1_pol_en_s_force_lane	Analog Control Force Value	internal
	10	0	r/w	ana_rx_dfe_f1_pol_en_d_force_lane	Analog Control Force Value	internal
	9	0	r/w	ana_rx_dfe_f23_pol_en_s_force_lane	Analog Control Force Value	internal
	8	0	r/w	ana_rx_dfe_f23_pol_en_d_force_lane	Analog Control Force Value	internal
	7	0	r/w	ana_rx_path_sel_s_force_lane	Analog Control Force Value	internal
	6	0	r/w	ana_rx_path_sel_d_force_lane	Analog Control Force Value	internal
	5	0	r/w	ana_rx_data_slicer_path_switch_o_force_lane	Analog Control Force Value	internal
	4	0	r/w	ana_rx_data_slicer_path_switch_e_force_lane	Analog Control Force Value	internal
	[3:0]	4'h6	r/w	dfe_step_accu_f0b_lane[3:0]	F0B Accurate Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
						
	# addr = 0x2420			dfe_step_reg0	DFE Step Size	
	[31:28]	4'h6	r/w	dfe_step_fine_dc_lane[3:0]	DC Adaptation Fine Step Size. 	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[27:24]	4'h8	r/w	dfe_step_accu_dc_lane[3:0]	DC Adaptation Accurate Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[23:20]	4'h2	r/w	dfe_step_coarse_dc_lane[3:0]	DC Adaptation Coarse Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[19:16]	4'h2	r/w	dfe_step_coarse_f0_lane[3:0]	DFE F0 Adaptation Coarse Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[15:12]	4'h2	r/w	dfe_step_coarse_fx_lane[3:0]	DFE Fix Tap Adaptation Coarse Step Size.	internal
					X = 1 to 15	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[11:8]	4'h2	r/w	dfe_step_coarse_ffx_lane[3:0]	DFE Floating Tap Adaptation Coarse Step Size.	internal
					X = 0 to 5	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[7:4]	4'h9	r/w	dfe_step_coarse_eo_up_lane[3:0]	Eye Open Adaptation Coarse Step Size For Up.	internal
					Used when dfe_f0d_en = 1	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[3:0]	4'h1	r/w	dfe_step_coarse_eo_dn_lane[3:0]	Eye Open Adaptation Coarse Step Size For Dn.	internal
					Used when dfe_f0d_en = 1	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
						
	# addr = 0x2424			dfe_step_reg1	DFE Step Size	
	[31:28]	4'h6	r/w	dfe_step_fine_f0_lane[3:0]	DFE F0 Adaptation Fine Step Size.	internal
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[27:24]	4'h6	r/w	dfe_step_fine_fx_lane[3:0]	DFE Fix Tap Adaptation Fine Step Size.	internal
					X = 1 to 15	
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[23:20]	4'h6	r/w	dfe_step_fine_ffx_lane[3:0]	DFE Floating Tap Adaptation Fine Step Size.	internal
					X = 0 to 5	
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[19:16]	4'ha	r/w	dfe_step_fine_eo_up_lane[3:0]	Eye Open Adaptation Fine Step Size For Up.	internal
					Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0	
	[15:12]	4'h6	r/w	dfe_step_fine_eo_dn_lane[3:0]	Eye Open Adaptation Fine Step Size For Dn.	internal
					Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0	
	[11:8]	4'h8	r/w	dfe_step_accu_f0_lane[3:0]	DFE F0 Adaptation Accurate Step Size.	internal
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
	[7:4]	4'h8	r/w	dfe_step_accu_fx_lane[3:0]	DFE Fix Tap Adaptation Accurate Step Size.	internal
					X = 1 to 15	
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
	[3:0]	4'h8	r/w	dfe_step_accu_ffx_lane[3:0]	DFE Floating Tap Adaptation Accurate Step Size.	internal
					X = 0 to 5	
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
						
	# addr = 0x2430			dfe_fen_even_reg	DFE FEN EVEN	
	31	0	r/w	RESERVED		
	30	0	r/w	dfe_fenf5_e_lane	DFE Tap Value External Load.	internal
	29	0	r/w	dfe_fenf4_e_lane	DFE Tap Value External Load.	internal
	28	0	r/w	dfe_fenf3_e_lane	DFE Tap Value External Load.	internal
	27	0	r/w	dfe_fenf2_e_lane	DFE Tap Value External Load.	internal
	26	0	r/w	dfe_fenf1_e_lane	DFE Tap Value External Load.	internal
	25	0	r/w	dfe_fenf0_e_lane	DFE Tap Value External Load.	internal
	24	0	r/w	dfe_fen15_e_lane	DFE Tap Value External Load.	internal
	23	0	r/w	dfe_fen14_e_lane	DFE Tap Value External Load.	internal
	22	0	r/w	dfe_fen13_e_lane	DFE Tap Value External Load.	internal
	21	0	r/w	dfe_fen12_e_lane	DFE Tap Value External Load.	internal
	20	0	r/w	dfe_fen11_e_lane	DFE Tap Value External Load.	internal
	19	0	r/w	dfe_fen10_e_lane	DFE Tap Value External Load.	internal
	18	0	r/w	dfe_fen9_e_lane	DFE Tap Value External Load.	internal
	17	0	r/w	dfe_fen8_e_lane	DFE Tap Value External Load.	internal
	16	0	r/w	dfe_fen7_e_lane	DFE Tap Value External Load.	internal
	15	0	r/w	dfe_fen6_e_lane	DFE Tap Value External Load.	internal
	14	0	r/w	dfe_fen5_e_lane	DFE Tap Value External Load.	internal
	13	0	r/w	dfe_fen4_e_lane	DFE Tap Value External Load.	internal
	12	0	r/w	dfe_fen3_s_n_e_lane	DFE Tap Value External Load.	internal
	11	0	r/w	dfe_fen3_s_p_e_lane	DFE Tap Value External Load.	internal
	10	0	r/w	dfe_fen3_d_n_e_lane	DFE Tap Value External Load.	internal
	9	0	r/w	dfe_fen3_d_p_e_lane	DFE Tap Value External Load.	internal
	8	0	r/w	dfe_fen2_s_n_e_lane	DFE Tap Value External Load.	internal
	7	0	r/w	dfe_fen2_s_p_e_lane	DFE Tap Value External Load.	internal
	6	0	r/w	dfe_fen2_d_n_e_lane	DFE Tap Value External Load.	internal
	5	0	r/w	dfe_fen2_d_p_e_lane	DFE Tap Value External Load.	internal
	4	0	r/w	dfe_fen1_e_lane	DFE Tap Value External Load.	internal
	3	0	r/w	dfe_fen0_s_n_e_lane	DFE Tap Value External Load.	internal
	2	0	r/w	dfe_fen0_s_p_e_lane	DFE Tap Value External Load.	internal
	1	0	r/w	dfe_fen0_d_n_e_lane	DFE Tap Value External Load.	internal
	0	0	r/w	dfe_fen0_d_p_e_lane	DFE Tap Value External Load.	internal
						
	# addr = 0x2434			dfe_fen_odd_reg	DFE FEN ODD	
	31	0	r/w	RESERVED		
	30	0	r/w	dfe_fenf5_o_lane	DFE Tap Value External Load.	internal
	29	0	r/w	dfe_fenf4_o_lane	DFE Tap Value External Load.	internal
	28	0	r/w	dfe_fenf3_o_lane	DFE Tap Value External Load.	internal
	27	0	r/w	dfe_fenf2_o_lane	DFE Tap Value External Load.	internal
	26	0	r/w	dfe_fenf1_o_lane	DFE Tap Value External Load.	internal
	25	0	r/w	dfe_fenf0_o_lane	DFE Tap Value External Load.	internal
	24	0	r/w	dfe_fen15_o_lane	DFE Tap Value External Load.	internal
	23	0	r/w	dfe_fen14_o_lane	DFE Tap Value External Load.	internal
	22	0	r/w	dfe_fen13_o_lane	DFE Tap Value External Load.	internal
	21	0	r/w	dfe_fen12_o_lane	DFE Tap Value External Load.	internal
	20	0	r/w	dfe_fen11_o_lane	DFE Tap Value External Load.	internal
	19	0	r/w	dfe_fen10_o_lane	DFE Tap Value External Load.	internal
	18	0	r/w	dfe_fen9_o_lane	DFE Tap Value External Load.	internal
	17	0	r/w	dfe_fen8_o_lane	DFE Tap Value External Load.	internal
	16	0	r/w	dfe_fen7_o_lane	DFE Tap Value External Load.	internal
	15	0	r/w	dfe_fen6_o_lane	DFE Tap Value External Load.	internal
	14	0	r/w	dfe_fen5_o_lane	DFE Tap Value External Load.	internal
	13	0	r/w	dfe_fen4_o_lane	DFE Tap Value External Load.	internal
	12	0	r/w	dfe_fen3_s_n_o_lane	DFE Tap Value External Load.	internal
	11	0	r/w	dfe_fen3_s_p_o_lane	DFE Tap Value External Load.	internal
	10	0	r/w	dfe_fen3_d_n_o_lane	DFE Tap Value External Load.	internal
	9	0	r/w	dfe_fen3_d_p_o_lane	DFE Tap Value External Load.	internal
	8	0	r/w	dfe_fen2_s_n_o_lane	DFE Tap Value External Load.	internal
	7	0	r/w	dfe_fen2_s_p_o_lane	DFE Tap Value External Load.	internal
	6	0	r/w	dfe_fen2_d_n_o_lane	DFE Tap Value External Load.	internal
	5	0	r/w	dfe_fen2_d_p_o_lane	DFE Tap Value External Load.	internal
	4	0	r/w	dfe_fen1_o_lane	DFE Tap Value External Load.	internal
	3	0	r/w	dfe_fen0_s_n_o_lane	DFE Tap Value External Load.	internal
	2	0	r/w	dfe_fen0_s_p_o_lane	DFE Tap Value External Load.	internal
	1	0	r/w	dfe_fen0_d_n_o_lane	DFE Tap Value External Load.	internal
	0	0	r/w	dfe_fen0_d_p_o_lane	DFE Tap Value External Load.	internal
						
	# addr = 0x2438			dfe_dc_even_reg8	DFE FEN/FEXT DC EVEN	
	31	0	r/w	dfe_fendc_s_n_e_lane	External DC Value Load.	internal
	[30:24]	7'h0	r/w	dfe_fextdc_s_n_e_lane[6:0]	External DC Value.	internal
	23	0	r/w	dfe_fendc_s_p_e_lane	External DC Value Load.	internal
	[22:16]	7'h0	r/w	dfe_fextdc_s_p_e_lane[6:0]	External DC Value.	internal
	15	0	r/w	dfe_fendc_d_n_e_lane	External DC Value Load.	internal
	[14:8]	7'h0	r/w	dfe_fextdc_d_n_e_lane[6:0]	External DC Value.	internal
	7	0	r/w	dfe_fendc_d_p_e_lane	External DC Value Load.	internal
	[6:0]	7'h0	r/w	dfe_fextdc_d_p_e_lane[6:0]	External DC Value.	internal
						
	# addr = 0x243c			dfe_dc_odd_reg8	DFE FEN/FEXT DC ODD	
	31	0	r/w	dfe_fendc_s_n_o_lane	External DC Value Load.	internal
	[30:24]	7'h0	r/w	dfe_fextdc_s_n_o_lane[6:0]	External DC Value.	internal
	23	0	r/w	dfe_fendc_s_p_o_lane	External DC Value Load.	internal
	[22:16]	7'h0	r/w	dfe_fextdc_s_p_o_lane[6:0]	External DC Value.	internal
	15	0	r/w	dfe_fendc_d_n_o_lane	External DC Value Load.	internal
	[14:8]	7'h0	r/w	dfe_fextdc_d_n_o_lane[6:0]	External DC Value.	internal
	7	0	r/w	dfe_fendc_d_p_o_lane	External DC Value Load.	internal
	[6:0]	7'h0	r/w	dfe_fextdc_d_p_o_lane[6:0]	External DC Value.	internal
						
	# addr = 0x2440			dfe_fext_even_reg0	DFE FEXT0 EVEN	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_s_n_e_lane[5:0]	External Tap Value.	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_s_p_e_lane[5:0]	External Tap Value.	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_d_n_e_lane[5:0]	External Tap Value.	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_d_p_e_lane[5:0]	External Tap Value.	internal
						
	# addr = 0x2444			dfe_fext_even_reg1	DFE FEXT2 EVEN	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext2_s_n_e_lane[5:0]	External Tap Value.	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext2_s_p_e_lane[5:0]	External Tap Value.	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext2_d_n_e_lane[5:0]	External Tap Value.	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext2_d_p_e_lane[5:0]	External Tap Value.	internal
						
	# addr = 0x2448			dfe_fext_even_reg2	DFE FEXT3 EVEN	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext3_s_n_e_lane[4:0]	External Tap Value.	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext3_s_p_e_lane[4:0]	External Tap Value.	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext3_d_n_e_lane[4:0]	External Tap Value.	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext3_d_p_e_lane[4:0]	External Tap Value.	internal
						
	# addr = 0x244c			dfe_fext_even_reg3	DFE FEXT EVEN	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext6_e_lane[5:0]	External Tap Value.	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext5_e_lane[5:0]	External Tap Value.	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext4_e_lane[5:0]	External Tap Value.	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext1_e_lane[5:0]	External Tap Value.	internal
						
	# addr = 0x2450			dfe_fext_even_reg4	DFE FEXT EVEN	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext10_e_lane[4:0]	External Tap Value.	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext9_e_lane[4:0]	External Tap Value.	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext8_e_lane[4:0]	External Tap Value.	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext7_e_lane[4:0]	External Tap Value.	internal
						
	# addr = 0x2454			dfe_fext_even_reg5	DFE FEXT EVEN	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext14_e_lane[4:0]	External Tap Value.	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext13_e_lane[4:0]	External Tap Value.	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext12_e_lane[4:0]	External Tap Value.	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext11_e_lane[4:0]	External Tap Value.	internal
						
	# addr = 0x2458			dfe_fext_even_reg6	DFE FEXT EVEN	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextf2_e_lane[5:0]	External Tap Value.	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf1_e_lane[5:0]	External Tap Value.	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf0_e_lane[5:0]	External Tap Value.	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext15_e_lane[4:0]	External Tap Value.	internal
						
	# addr = 0x245c			dfe_fext_even_reg7	DFE FEXT EVEN	
	[31:30]	0	r/w	RESERVED		
	[29:24]	0	r/w	RESERVED		
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf5_e_lane[5:0]	External Tap Value.	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf4_e_lane[5:0]	External Tap Value.	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextf3_e_lane[5:0]	External Tap Value.	internal
						
	# addr = 0x2460			dfe_fext_odd_reg0	DFE FEXT0 ODD	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_s_n_o_lane[5:0]	External Tap Value.	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_s_p_o_lane[5:0]	External Tap Value.	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_d_n_o_lane[5:0]	External Tap Value.	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_d_p_o_lane[5:0]	External Tap Value.	internal
						
	# addr = 0x2464			dfe_fext_odd_reg1	DFE FEXT2 ODD	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext2_s_n_o_lane[5:0]	External Tap Value.	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext2_s_p_o_lane[5:0]	External Tap Value.	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext2_d_n_o_lane[5:0]	External Tap Value.	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext2_d_p_o_lane[5:0]	External Tap Value.	internal
						
	# addr = 0x2468			dfe_fext_odd_reg2	DFE FEXT3 ODD	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext3_s_n_o_lane[4:0]	External Tap Value.	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext3_s_p_o_lane[4:0]	External Tap Value.	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext3_d_n_o_lane[4:0]	External Tap Value.	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext3_d_p_o_lane[4:0]	External Tap Value.	internal
						
	# addr = 0x246c			dfe_fext_odd_reg3	DFE FEXT ODD	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext6_o_lane[5:0]	External Tap Value.	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext5_o_lane[5:0]	External Tap Value.	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext4_o_lane[5:0]	External Tap Value.	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext1_o_lane[5:0]	External Tap Value.	internal
						
	# addr = 0x2470			dfe_fext_odd_reg4	DFE FEXT ODD	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext10_o_lane[4:0]	External Tap Value.	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext9_o_lane[4:0]	External Tap Value.	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext8_o_lane[4:0]	External Tap Value.	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext7_o_lane[4:0]	External Tap Value.	internal
						
	# addr = 0x2474			dfe_fext_odd_reg5	DFE FEXT ODD	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext14_o_lane[4:0]	External Tap Value.	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext13_o_lane[4:0]	External Tap Value.	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext12_o_lane[4:0]	External Tap Value.	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext11_o_lane[4:0]	External Tap Value.	internal
						
	# addr = 0x2478			dfe_fext_odd_reg6	DFE FEXT ODD	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextf2_o_lane[5:0]	External Tap Value.	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf1_o_lane[5:0]	External Tap Value.	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf0_o_lane[5:0]	External Tap Value.	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext15_o_lane[4:0]	External Tap Value.	internal
						
	# addr = 0x247c			dfe_fext_odd_reg7	DFE FEXT ODD	
	[31:30]	0	r/w	RESERVED		
	[29:24]	0	r/w	RESERVED		
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf5_o_lane[5:0]	External Tap Value.	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf4_o_lane[5:0]	External Tap Value.	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextf3_o_lane[5:0]	External Tap Value.	internal
						
	# addr = 0x2480			dfe_read_even_sm_reg0	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F0_S_N_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F0_S_P_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F0_D_N_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F0_D_P_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x2484			dfe_read_even_sm_reg1	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F2_S_N_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F2_S_P_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F2_D_N_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F2_D_P_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x2488			dfe_read_even_sm_reg2	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F3_S_N_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r	DFE_F3_S_P_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_F3_D_N_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F3_D_P_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x248c			dfe_read_even_sm_reg3	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F6_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F5_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F4_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F1_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x2490			dfe_read_even_sm_reg4	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F10_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r	DFE_F9_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_F8_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F7_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x2494			dfe_read_even_sm_reg5	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F14_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r	DFE_F13_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_F12_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F11_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x2498			dfe_read_even_sm_reg6	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_FF2_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF1_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF0_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F15_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x249c			dfe_read_even_sm_reg7	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:30]	0	r/w	RESERVED		
	[29:24]	0	r/w	RESERVED		
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF5_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF4_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_FF3_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x24a0			dfe_read_odd_sm_reg0	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F0_S_N_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F0_S_P_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F0_D_N_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F0_D_P_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x24a4			dfe_read_odd_sm_reg1	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F2_S_N_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F2_S_P_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F2_D_N_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F2_D_P_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x24a8			dfe_read_odd_sm_reg2	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F3_S_N_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r	DFE_F3_S_P_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_F3_D_N_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F3_D_P_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x24ac			dfe_read_odd_sm_reg3	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F6_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F5_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F4_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F1_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x24b0			dfe_read_odd_sm_reg4	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F10_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r	DFE_F9_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_F8_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F7_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x24b4			dfe_read_odd_sm_reg5	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F14_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r	DFE_F13_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_F12_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F11_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x24b8			dfe_read_odd_sm_reg6	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_FF2_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF1_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF0_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F15_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x24bc			dfe_read_odd_sm_reg7	DFE TAP SIGN-MAGNITUDE READBACK	
	[31:30]	0	r/w	RESERVED		
	[29:24]	0	r/w	RESERVED		
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF5_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF4_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_FF3_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format.	
						
	# addr = 0x24c0			dfe_read_even_sm_reg8	DFE DC SIGN-MAGNITUDE READBACK	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r	DFE_DC_S_N_E_SM_LANE[6:0]	DC Read Back In Sign-magnitude Format.	
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r	DFE_DC_S_P_E_SM_LANE[6:0]	DC Read Back In Sign-magnitude Format.	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r	DFE_DC_D_N_E_SM_LANE[6:0]	DC Read Back In Sign-magnitude Format.	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_DC_D_P_E_SM_LANE[6:0]	DC Read Back In Sign-magnitude Format.	
						
	# addr = 0x24c4			dfe_read_odd_sm_reg8	DFE DC SIGN-MAGNITUDE READBACK	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r	DFE_DC_S_N_O_SM_LANE[6:0]	DC Read Back In Sign-magnitude Format.	
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r	DFE_DC_S_P_O_SM_LANE[6:0]	DC Read Back In Sign-magnitude Format.	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r	DFE_DC_D_N_O_SM_LANE[6:0]	DC Read Back In Sign-magnitude Format.	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_DC_D_P_O_SM_LANE[6:0]	DC Read Back In Sign-magnitude Format.	
						
	# addr = 0x24d0			dfe_read_even_2c_reg0	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F0_S_N_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F0_S_P_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F0_D_N_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F0_D_P_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x24d4			dfe_read_even_2c_reg1	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F2_S_N_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F2_S_P_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F2_D_N_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F2_D_P_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x24d8			dfe_read_even_2c_reg2	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F3_S_N_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F3_S_P_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F3_D_N_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F3_D_P_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x24dc			dfe_read_even_2c_reg3	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F6_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F5_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F4_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F1_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x24e0			dfe_read_even_2c_reg4	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F10_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F9_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F8_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F7_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x24e4			dfe_read_even_2c_reg5	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F14_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F13_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F12_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F11_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x24e8			dfe_read_even_2c_reg6	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_FF2_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_FF1_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_FF0_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F15_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x24ec			dfe_read_even_2c_reg7	DFE 2'S COMPLIMENT READBACK	
	[31:24]	0	r/w	RESERVED		
	[23:16]	8'h0	r	DFE_FF5_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_FF4_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_FF3_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x24f0			dfe_read_odd_2c_reg0	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F0_S_N_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F0_S_P_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F0_D_N_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F0_D_P_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x24f4			dfe_read_odd_2c_reg1	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F2_S_N_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F2_S_P_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F2_D_N_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F2_D_P_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x24f8			dfe_read_odd_2c_reg2	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F3_S_N_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F3_S_P_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F3_D_N_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F3_D_P_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x24fc			dfe_read_odd_2c_reg3	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F6_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F5_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F4_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F1_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x2500			dfe_read_odd_2c_reg4	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F10_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F9_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F8_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F7_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x2504			dfe_read_odd_2c_reg5	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_F14_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_F13_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_F12_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F11_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x2508			dfe_read_odd_2c_reg6	DFE 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_FF2_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_FF1_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_FF0_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_F15_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x250c			dfe_read_odd_2c_reg7	DFE 2'S COMPLIMENT READBACK	
	[31:24]	0	r/w	RESERVED		
	[23:16]	8'h0	r	DFE_FF5_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_FF4_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_FF3_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format.	
						
	# addr = 0x2510			dfe_read_even_2c_reg8	DFE DC 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_DC_S_N_E_2C_LANE[7:0]	DC Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_DC_S_P_E_2C_LANE[7:0]	DC Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_DC_D_N_E_2C_LANE[7:0]	DC Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_DC_D_P_E_2C_LANE[7:0]	DC Tap Read Back In 2's Complement Format.	
						
	# addr = 0x2514			dfe_read_odd_2c_reg8	DFE DC 2'S COMPLIMENT READBACK	
	[31:24]	8'h0	r	DFE_DC_S_N_O_2C_LANE[7:0]	DC Tap Read Back In 2's Complement Format.	
	[23:16]	8'h0	r	DFE_DC_S_P_O_2C_LANE[7:0]	DC Tap Read Back In 2's Complement Format.	
	[15:8]	8'h0	r	DFE_DC_D_N_O_2C_LANE[7:0]	DC Tap Read Back In 2's Complement Format.	
	[7:0]	8'h0	r	DFE_DC_D_P_O_2C_LANE[7:0]	DC Tap Read Back In 2's Complement Format.	
						
	# addr = 0x2560			eom_vld_reg0	EOM VALID COUNT LSB	
	[31:0]	0	r	EOM_VLD_CNT_P_E_LANE[31:0]	Valid Count For Even Positive Eye	
						
	# addr = 0x2564			eom_vld_reg1	EOM VALID COUNT LSB	
	[31:0]	0	r	EOM_VLD_CNT_N_E_LANE[31:0]	Valid Count For Even Negative Eye	
						
	# addr = 0x2568			eom_vld_reg2	EOM VALID COUNT LSB	
	[31:0]	0	r	EOM_VLD_CNT_P_O_LANE[31:0]	Valid Count For Odd Positive Eye	
						
	# addr = 0x256c			eom_vld_reg3	EOM VALID COUNT LSB	
	[31:0]	0	r	EOM_VLD_CNT_N_O_LANE[31:0]	Valid Count For Odd Negative Eye	
						
	# addr = 0x2570			eom_err_reg0	EOM ERROR COUNT REG	
	[31:0]	0	r	EOM_ERR_CNT_P_E_LANE[31:0]	Error Count For Even Positive Eye	
						
	# addr = 0x2574			eom_err_reg1	EOM ERROR COUNT REG	
	[31:0]	0	r	EOM_ERR_CNT_N_E_LANE[31:0]	Error Count For Even Negative Eye	
						
	# addr = 0x2578			eom_err_reg2	EOM ERROR COUNT REG	
	[31:0]	0	r	EOM_ERR_CNT_P_O_LANE[31:0]	Error Count For Odd Positive Eye	
						
	# addr = 0x257c			eom_err_reg3	EOM ERROR COUNT REG	
	[31:0]	0	r	EOM_ERR_CNT_N_O_LANE[31:0]	Error Count For Odd Negative Eye	
						
	# addr = 0x2580			eom_reg0	EOM CONTROL REG	
	[31:3]	0	r/w	RESERVED		
	2	0	r/w	eom_cnt_clr_lane	EOM Counter Clear.	internal
					0: Not clear	
					1: Clear ALL EOM Error counter and EOM Valid Counter	
	1	0	r/w	eom_pol_force_lane	EOM Polarity Force.	internal
					0: DFE control polarity	
					1: User force polarity	
	0	0	r/w	eom_en_lane	EOM Counter Enable.	internal
					0: Disable	
					1: Enable (DFE Adapt is disabled)	
						
	# addr = 0x25f0			eom_vld_reg4	EOM VALID COUNT MSB	
	[31:24]	0	r	EOM_VLD_CNT_MSB_P_E_LANE[7:0]	MSB Of Valid Count For Even Positive Eye	
	[23:16]	0	r	EOM_VLD_CNT_MSB_N_E_LANE[7:0]	MSB Of Valid Count For Even Negative Eye	
	[15:8]	0	r	EOM_VLD_CNT_MSB_P_O_LANE[7:0]	MSB Of Valid Count For Odd Positive Eye	
	[7:0]	0	r	EOM_VLD_CNT_MSB_N_O_LANE[7:0]	MSB Of Valid Count For Odd Negative Eye	
						
	# addr = 0x2600			tx_train_ctrl_lane		
	31	0	r/w	LINK_TRAIN_MODE_LANE	Special TX Training Mode	
					0: TX training control pins are not used; COMPHY takes care of TX training protocol.	
					1: TX training control pins are used by link layer (SoC or PIPE)	
	30	0	r	eye_open_en_rd_lane	Read Out PIPE Eye_open_en_lane Request	internal
					0: Training PIPE DIR mode	
					1: Training PIPE FOM mode	
	29	0	r/w	PIN_TRAIN_COMPLETE_TYPE_LANE	PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type	
					0: de-assert PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE, PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_FAILED when tx_train_enable is low	
					1: PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE,  PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_COMPLETE only have one clock cycle	
	28	0	r/w	local_tx_train_complete_lane	Rising Edge. Asserted By MCU	internal
					When asserted, this signal indicates that the transmitter training process of the local PHY is completed.Â 	
	27	0	r/w	tx_train_failed_lane	Rising Edge. Asserted By MCU	internal
					It indicates that the local PHY has encountered a problem during training or could not converge.	
	26	0	r/w	rx_train_on_lane	Edge Trigger. Asserted By MCU	internal
					Indicates internal logic is doing rx_training or not	
	25	0	r/w	tx_train_on_lane	Edge Trigger. Asserted By MCU	internal
					Indicates internal logic is doing tx_training or not	
	24	0	r/w	rx_train_complete_lane	Rising Edge. Asserted By MCU	internal
					When this signal asserted, it indicates when local PHY has completed receiver adaptation process. This signal is asserted when RX training is complete	
	23	0	r/w	rx_train_failed_lane	Rising Edge. Asserted By MCU	internal
					This signal indicates that the local PHY has encountered a problem during training or that the PHY could not converge.Â 	
	22	0	r/w	local_ctrl_field_valid_lane	Rising Edge. Asserted By MCU	internal
					To indicate full local control field is ready to send to remote PHY	
	21	0	r/w	local_status_field_valid_lane	Rising Edge. Asserted By MCU	internal
					To indicate full local status field is ready to send to remote PHY	
	[20:18]	3'h2	r/w	tx_train_comp_wait_frame_lane[2:0]	Wait Time For PIN_TX_TRAIN_COMPLETE	internal
					The wait time is 2*tx_train_comp_wait_frame[2:0] training frames after train actually completed	
	17	0	r/w	link_train_mode_lpbk_lane	Loop Back Mode When Link_train_mode Is High	internal
					0: Controlled by internal logic	
					1: All TX training related pins are connected to link interface RX status results. This is for test and debug only.	
	16	0	r/w	PIN_TX_TRAIN_ENABLE_SEL_LANE	PIN_TX_TRAIN_ENABLE Selection	
					0: use PIN_TX_TRAIN_ENABLE	
					1: use PIN_BACKCHANNEL_WINDOW	
	15	0	r/w	tx_ffe_train_done_lane	Assert High To Indicate Tx Ffe Training Done	internal
	14	0	r	pin_tx_train_enable_mux_rd_lane	PIN_TX_TRAIN_ENABLE Read Back Signal	internal
					Depends on register PIN_TX_TRAIN_ENABLE_SEL_LANE	
	13	0	r	pin_rx_train_enable_rd_lane	PIN_RX_TRAIN_ENABLE Read Back Signal	internal
	12	0	r	pin_tx_train_failed_rd_lane	PIN_TX_TRAIN_FAILED Read Back Signal	internal
	11	0	r	pin_tx_train_complete_rd_lane	PIN_TX_TRAIN_COMPLETE Read Back Signal	internal
	[10:9]	2'b0	r	pin_tx_train_error_rd_lane[1:0]	PIN_TX_TRAIN_ERROR Read Back Signal	internal
	[8:7]	0	r/w	tx_train_error_lane[1:0]	For PIN_TX_TRAIN_ERROR	internal
					Latch in when register tx_train_fail_lane is high	
	6	0	r	pin_rx_train_failed_rd_lane	PIN_RX_TRAIN_FAILED Read Back Signal	internal
	5	0	r	pin_rx_train_complete_rd_lane	PIN_RX_TRAIN_COMPLETE Read Back Signal	internal
	4	0	r	pin_local_ctrl_field_ready_rd_lane	PIN_LOCAL_CTRL_FIELD_READY Read Back Signal	internal
	3	0	r/w	remote_ctrl_field_high_lane	Make Local_ctrl_field_ready Always High During Training	internal
					0: local_ctrl_field_ready is controlled by logic	
					1: force local_ctrl_field_ready always high=1	
	2	0	r/w	remote_tx_train_complete_lane	Rising Edge. Asserted By MCU	internal
					When asserted, this signal indicates that the transmitter training process of the local PHY is completed.Â Only applicable in auto mode training when register remote_tx_train_complete_type_lane is high. In Link Train Mode, this register is not used.	
	1	0	r/w	remote_tx_train_complete_type_lane	Select How To Decide Remote Training Have Completed Or Not	internal
					Only used in auto mode	
					0: Continuously received 3 train_comp status bit	
					1: Firmware assert register remote_tx_train_complete_lane	
	0	0	r/w	RESERVED		
						
	# addr = 0x2604			trx_train_if_local_field_lane		
	[31:16]	16'h0	r/w	local_ctrl_field_lane[15:0]	Full Local Ctrl Word. 	internal
					Including Pattern Type, Control Setting and Coefficient Request	
					[13:12] is Ethernet Ctrl Reset 	
					[11:10] is SAS Ctrl Reset	
					[5:4] G1 Ctrl	
					[3:2] G0 Ctrl	
					[1:0] Gn1 Ctrl	
	[15:0]	16'h0	r/w	local_status_field_lane[15:0]	Full Local Status Word. 	internal
					Including Train Comp, Tx Initialization, Balance Bit and Coefficient Status	
					[15] Train Complete	
					[14] SAS Train Initializing	
					[5:4] G1 Status	
					[3:2] G0 Status	
					[1:0] Gn1 Status	
					More field information, look at SAS, Ethernet training SPEC	
						
	# addr = 0x2608			trx_train_if_remote_field_lane		
	[31:16]	0	r	remote_ctrl_field_rd_lane[15:0]	Remote Ctrl Field. 	internal
					[13:10] is PCIe Reset 	
					[13:12] is Ethernet Ctrl Reset 	
					[11:10] is SAS Ctrl Reset	
					[5:4] G1 Ctrl	
					[3:2] G0 Ctrl	
					[1:0] Gn1 Ctrl	
	[15:0]	0	r	remote_status_field_rd_lane[15:0]	Remote Status Field. 	internal
					[15] Train Complete	
					[14] SAS Train Initializing	
					[5:4] G1 Status	
					[3:2] G0 Status	
					[1:0] Gn1 Status	
						
	# addr = 0x260c			trx_train_if_clk_rst		
	[31:30]	0	r	remote_status_gn1_lane[1:0]	Remote Gn1 (C-1) Status Read Out. 	internal
					Same as remote_status_field_lane[1:0], made for firmware convenience	
	[29:28]	0	r	remote_status_g0_lane[1:0]	Remote Gn1 (C0) Status Read Out. 	internal
					Same as remote_status_field_lane[3:2], made for firmware convenience	
	[27:26]	0	r	remote_status_g1_lane[1:0]	Remote Gn1 (C1) Status Read Out. 	internal
					Same as remote_status_field_lane[5:4], made for firmware convenience	
	[25:6]	0	r/w	RESERVED		
	5	0	r/w	rst_dme_dec_clk_lane	Reset Dme_dec Lane Block	internal
	4	0	r/w	rst_dme_enc_clk_lane	Reset Dme_enc Lane Block	internal
	3	0	r/w	rst_tx_train_if_clk_lane	Reset Tx_train_if Lane Block	internal
	2	0	r/w	dme_dec_clk_en_lane	Clock Enable For Dme_dec	internal
					0: Not enabled	
					1: Enabled	
	1	0	r/w	dme_enc_clk_en_lane	Clock Enable For Dme_enc	internal
					0: Not enabled	
					1: Enabled	
	0	0	r/w	tx_train_if_clk_en_lane	Clock Enable For Tx_train_if	internal
					0: Not enabled	
					1: Enabled	
						
	# addr = 0x2610			dme_enc_lane		
	[31:30]	2'b0	r/w	dme_enc_mode_lane[1:0]	Differential Manchester Encoding Mode	internal
					2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans	
					2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans	
					2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans	
					2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans	
	29	0	r/w	dme_enc_balance_inv_lane	DME Encoder Balance Inverter.	internal
					0: the number of ones are even	
					1: the number of ones are odd	
	28	1	r/w	dme_enc_balance_cal_en_lane	DME Encoder Balance Bit Hardware Calculation Enable.	internal
					0: balance bit is from register	
					1: balance bit is from hardware	
	[27:0]	0	r/w	RESERVED		
						
	# addr = 0x2614			dme_dec_lane		
	[31:30]	0	r/w	dme_dec_ctrl_bit_pos_lane[1:0]	During Dme Decoder, This Register Tells Which Bit In 5/4 Bits Are Used For Control/status Bits	internal
					2'b00: center (20bit), left (16bit)	
					2'b01: center (20bit), right (16bit)	
					2'b10: left (20bit), left (16bit)	
					2'b11: right (20bit), right (16bit)	
	[29:28]	0	r/w	dme_dec_mode_lane[1:0]	Differential Manchester Decoding Mode	internal
					2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans	
					2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans	
					2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans	
					2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans	
	27	0	r/w	dme_dec_balance_inv_lane	DME Decoder Balance Bit Inverter	internal
					0: the number of ones are even	
					1: the number of ones are odd	
	26	1	r/w	dme_dec_balance_chk_en_lane	DME Decoder Balance Bit Check Enable.	internal
					0: ignore balance bit	
					1: check balance bit. If balance bit is wrong, control bits and status bits are ignored	
	25	1	r/w	dme_dec_remote_rd_req_lane	Rising Edge. 	internal
					Update remote_ctrl_field and remote_status_field	
					0: Hold	
					1: Update	
	24	1	r/w	dme_dec_rpt_type_lane	DME Decoder Repeat Check.	internal
					0: New control and status are sent out	
					1: only second same control bits or status bits are output. The first new control or status are not sent out.	
	23	1	r/w	dme_dec_err_chk_en_lane	DME Decoder Error Check Enable	internal
					0: ignore DME decoder error	
					1: if DME decoder has error, control bits and status bits are ignored	
	[22:0]	0	r/w	RESERVED		
						
	# addr = 0x2620			trx_train_if_interrupt_lane		
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	dme_dec_error_isr_lane	Interrupt To MCU	internal
					To indicate DME decoder encountered decoding error	
	16	0	r/w	dme_dec_remote_balance_err_isr_lane	Interrupt To MCU	internal
					To indicate DME decoder has found that TTIU does not have balanced 0 and 1	
	[15:10]	0	r/w	RESERVED		
	9	0	r/w	remote_ctrl_valid_isr_lane	Interrupt To MCU	internal
					To indicate DME decoder has received valid ctrl field from remote TTIU	
	8	0	r/w	remote_status_valid_isr_lane	Interrupt To MCU	internal
					to indicate DME decoder has received valid status field from remote TTIU	
	[7:3]	0	r/w	RESERVED		
	2	0	r/w	pin_local_ctrl_field_ready_isr_lane	Interrupt To MCU	internal
					to indicate PIN_LOCAL_CTRL_FIELD_READY is asserted in normal mode, or PIN_REMOTE_CTRL_FIELD_READY is asserted in loop back mode 	
	1	0	r/w	pin_tx_train_enable_isr_lane	Interrupt To MCU	internal
					To indicate either PIN_TX_TRAIN_ENABLE or register tx_train_enable for this lane is asserted	
	0	0	r/w	pin_rx_train_enable_isr_lane	Interrupt To MCU	internal
					To indicate either PIN_RX_TRAIN_ENABLE or register rx_train_enable for this lane is asserted	
						
	# addr = 0x2624			trx_train_if_interrupt_mask0_lane		
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	dme_dec_error_mask_lane	Low To Disable Dme_dec_error_mask	internal
	16	0	r/w	dme_dec_remote_balance_err_mask_lane	Low To Disable Dme_dec_remote_balance_err_isr	internal
	[15:10]	0	r/w	RESERVED		
	9	0	r/w	remote_ctrl_valid_mask_lane	Low To Disable Dme_dec_remote_ctrl_valid_isr	internal
	8	0	r/w	remote_status_valid_mask_lane	Low To Disable Dme_dec_remote_ctrl_valid_isr	internal
	[7:3]	0	r/w	RESERVED		
	2	0	r/w	pin_local_ctrl_field_ready_mask_lane	Low To Disable Pin_local_ctrl_field_ready_isr_lane	internal
	1	0	r/w	pin_tx_train_enable_mask_lane	Low To Disable Pin_tx_train_enable_isr_lane	internal
	0	0	r/w	pin_rx_train_enable_mask_lane	Low To Disable Pin_rx_train_enable_isr_lane	internal
						
	# addr = 0x2630			tx_train_if_phytest_ctrl		
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	1	r/w	tx_train_pat_mode_lane	TX Training Pattern Mode	internal
					0: reset tx training pattern in each training frame, and inverted between each frame if tx_train_pat_toggle is 1	
					1: freeze tx training pattern during frame marker and control field	
	27	1	r/w	TX_TRAIN_PAT_TOGGLE_LANE	Toggle TX Training Pattern In Each Training Frame	
					It is used when tx_train_pat_mode is 0	
					0: Not toggle	
					1: Toggle	
	26	0	r/w	TX_TRAIN_PAT_TWO_ZERO_LANE	Enable To Set Last Two Bits Of TX Training Pattern To 0	
					In SAS-4, this bit should be set to 0. In Ethernet mode, this bit should be set to 1.	
					0: Not set	
					1: Set last two bits of TX training pattern to 0	
	25	0	r/w	tx_train_pat_en_lane	TX Train Pattern Enable. Used In Debug Mode When Donâ??t Want To Enable Tx Training Or Link Train Mode, But Still Want To Send Training Package.	internal
					0: Only when PIN_TX_TRAIN_ENABLE is high or register tx_train_enable is high, TX data is from PHY generated pattern if link_train_mode is 0.	
					1: TX data is from PHY generated pattern if link_train_mode is 0	
	[24:0]	0	r/w	RESERVED		
						
	# addr = 0x2634			link_train_mode0		
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	tx_em_ctrl_reg_en_lane	Analog Emphasis Training Controlled Through Firmware (register) Interface	internal
					Tx Speed Table variable	
					0: Hardware Interface	
					1: Firmware (register) Interface	
	28	0	r/w	tx_em_ctrl_pipe_sel_lane	Analog Emphasis Training Is PCIe GEN3/GEN4	internal
					Tx Speed Table variable. Stays de-asserted when register tx_em_ctrl_reg_en_lane is high	
					0: PCIe G1, G2, USB G2, G3	
					1: PCIe G3, G4	
	[27:25]	0	r	pin_rx_preset_hint_rd_lane[2:0]	Read Out Rx Preset Hint From Pin	internal
	24	0	r/w	ana_tx_em_peak_en_lane	Enable Analog Peak Amplitude Control	internal
	23	0	r/w	ana_tx_em_pre_en_lane	Enable Analog Pre Emphasis Control	internal
	22	0	r/w	ana_tx_em_po_en_lane	Enable Analog Post Emphasis Control	internal
	[21:16]	6'h0	r/w	RESERVED		
	[15:12]	4'h0	r/w	tx_em_peak_ctrl_lane[3:0]	Firmware Controlled Analog Peak Amplitude	internal
					Not used when register tx_em_ctrl_reg_en_lane is low	
	[11:8]	4'h0	r/w	tx_em_pre_ctrl_lane[3:0]	Firmware Controlled Analog Pre Emphasis 	internal
					Not used when register tx_em_ctrl_reg_en_lane is low	
	[7:4]	4'h0	r/w	tx_em_po_ctrl_lane[3:0]	Firmware Controlled Analog Post Emphasis	internal
					Not used when register tx_em_ctrl_reg_en_lane is low	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x2638			link_train_mode1		
	[31:30]	0	r/w	RESERVED		
	[29:26]	0	r	ana_tx_em_post_ctrl_rd_lane[3:0]	To Analog Tx Post Emphasis	internal
					Set post cursor ratio. Max ratio 1111~1/3.	
					[3:0]:  Ratio	
					0000:  0	
					0001: 1/45	
					...	
					1111:  1/3	
	[25:22]	0	r	ana_tx_em_peak_ctrl_rd_lane[3:0]	To Analog Tx Peak Value	internal
					Set peak amplitude decrease step.	
					[3:0]:  Peak Amp decrease step.	
					0000:  0, Nominal amplitude	
					0001: (1-1/45) of nominal amp.	
					...	
					1110:  (1-14/45) of nominal amp.	
	[21:18]	0	r	ana_tx_em_pre_ctrl_rd_lane[3:0]	To Analog Tx Pre Emphasis	internal
					Set pre-cursor ratio. Max ratio 1111~1/3.	
					[3:0]:  Ratio	
					0000:  0	
					0001: 1/45	
					...	
					1111:  1/3	
	[17:0]	0	r	tx_coeff_rd_lane[17:0]	Tx_coeff From PIPE	internal
					Used to control analog emphasis during PCIe G3/G4	
					[17:12]: control analog post emphasis value	
					[11:6]: control analog peak value	
					[5:0]: control analog pre emphasis value	
						
	# addr = 0x263c			link_train_mode2		
	[31:28]	4'h8	r/w	tx_emph_pipe1_lane[3:0]	PCIe G1/G2 Tx_deemph Equals To 1	internal
					3.5dB De-emphasis	
	[27:24]	4'hc	r/w	tx_emph_pipe0_lane[3:0]	PCIe G1/G2 Tx_deemph Equals To 0	internal
					6dB De-emphasis	
	23	1'b0	r	tx_swing_rd_lane	Read Out For PIPE Ctrl Dphy_ana_tx_swing	internal
	[22:0]	0	r/w	RESERVED		
						
	# addr = 0x2640			link_train_mode3		
	[31:24]	0	r/w	RESERVED		
	[23:21]	3'h1	r/w	tx_margin_v7_lane[2:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 7	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[20:18]	3'h2	r/w	tx_margin_v6_lane[2:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 6	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[17:15]	3'h3	r/w	tx_margin_v5_lane[2:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 5	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[14:12]	3'h0	r/w	tx_margin_v4_lane[2:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 4	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[11:9]	3'h5	r/w	tx_margin_v3_lane[2:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 3	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[8:6]	3'h6	r/w	tx_margin_v2_lane[2:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 2	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[5:3]	3'h7	r/w	tx_margin_v1_lane[2:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 1	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	[2:0]	3'h4	r/w	tx_margin_v0_lane[2:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 0	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
						
	# addr = 0x4000			LANE_CFG0 	Lane Configuration 0	
	31	0	r/w	cfg_force_lane_disable_lane	Force To Disable This Lane	internal
					0: enable this lane	
					1: force to disable this lane	
	30	0	r/w	spare_reg_181_14_lane	Spare_register	internal
	29	0	r/w	spare_reg_181_13_lane	Spare_register	internal
	28	0	r/w	spare_reg_181_12_lane	Spare_register	internal
	27	0	r/w	CFG_USE_GEN3_PLL_CAL_LANE	Use Gen3 Speed For PLL Calibration	
					1'b0: use gen1 speed for PLL calibration	
					1'b1: use gen3 speed for PLL calibration	
	26	0	r/w	CFG_USE_GEN2_PLL_CAL_LANE	Use Gen2 Speed For PLL Calibration	
					1'b0: use gen1 speed for PLL calibration	
					1'b1: use gen2 speed for PLL calibration	
	25	0	r/w	CFG_USE_MAX_PLL_RATE_LANE	Use Max PLL Rate Mode At Common PHY.	
					1'b0: non-max PLL rate mode at Common PHY	
					1'b1:  max PLL rate mode at Common PHY mode	
	24	0	r/w	CFG_SPD_CHANGE_WAIT_LANE	Speed Change Wait Period When Max PLL Rate Mode.	
					1'b0: 3.2us	
					1'b1: 6.4us	
	23	0	r/w	CFG_DISABLE_TXDETVAL_LANE	Disable Txdetrx Valid Signal During TX Detect RX	
					1'b0: enable txdetrx valid signal for TX Detect RX	
					1'b1: disable txdetrx valid signal for TX Detect RX	
	22	1	r/w	CFG_TXDETRX_MODE_LANE	Tx Detect Rx Mode	
					1'b0: Tx Detect Rx at low-z mode	
					1'b1: Tx Detect Rx at high-z mode	
	21	0	r/w	CFG_ALIGN_IDLE_HIZ_LANE	Align The Phase Of Internal Idle High-z Control Signal With Idle Low-z Control Signal	
					1'b0: not aligned  high-z off before low-off	
					1'b1: aligned  both high-z off and low-off at the same phase	
	[20:19]	2'h2	r/w	CFG_GEN2_TXDATA_DLY_LANE[1:0]	Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen2 Mode	
					2'b00: no delay	
					2'b01: delayed by 1 clock cycle	
					2'b10: delayed by 2 clock cycles	
					2'b11: delayed by 3 clock cycles	
	[18:17]	2'h0	r/w	CFG_GEN1_TXDATA_DLY_LANE[1:0]	Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen1 Mode	
					2'b00: no delay	
					2'b01: delayed by 1 clock cycle	
					2'b10: delayed by 2 clock cycles	
					2'b11: delayed by 3 clock cycles	
	16	1	r/w	CFG_TXELECIDLE_MODE_LANE	Tx Electrical Idle Mode Enable	
					1'b0: Transmitter is at low impedance mode during Electrical Idle	
					1'b1: Transmitter is at high impedance mode during Electrical Idle	
	[15:14]	0	r/w	CFG_FORCE_RXPRESENT_LANE[1:0]	Receiver Detection Override	
					2'b00: use value from UNIPHY	
					2'b01: force receiver NOT detected for this lane	
					2'b10: force receiver detected for this lane	
					2'b11: force receiver detected for this lane	
	13	0	r/w	CFG_FAST_SYNCH_LANE	Fast Synchronization At 125 MHz Pclk Frequency	
					0: single-cycle synchronization	
					1: half-cycle synchronization	
	12	0	r/w	spare_reg_180_12_lane	Spare_register	internal
	[11:6]	6'h0	r/w	CFG_TX_ALIGN_POS_LANE[5:0]	TX Alignment Shift Position (for Dphy_ana_txdata)	
					6'h0:shift by 0 bits	
					6'h1:shift by 1 bits	
					6'h2:shift by 2 bits	
					6'h3:shift by 3 bits	
					6'h4:shift by 4 bits	
					6'h5:shift by 5 bits	
					6'h6:shift by 6 bits	
					6'h7:shift by 7 bits	
					6'h8:shift by 8 bits	
					6'h9:shift by 9 bits	
					6'ha:shift by 10 bits	
					6'hb:shift by 11 bits	
					6'hc:shift by 12 bits	
					6'hd:shift by 13 bits	
					6'he:shift by 14 bits	
					6'hf: shift by 15 bits	
					6'h10 ~ 6'h27: shift by the selected number of bits	
					6'h28 ~ 6'h2f: reserved	
	5	0	r/w	PRD_TXSWING_LANE	Replaces Mac_phy_txswing When Mode_margin_override=1	
	[4:2]	0	r/w	PRD_TXMARGIN_LANE[2:0]	Replaces Mac_phy_txmargin When Mode_margin_override=1	
	1	0	r/w	PRD_TXDEEMPH1_LANE	Replaces Mac_phy_txdeemph[1] When Mode_margin_override=1	
	0	0	r/w	PRD_TXDEEMPH0_LANE	Replaces Mac_phy_txdeemph[0] When Mode_margin_override=1	
						
	# addr = 0x4004			LANE_STATUS0 	Lane Status 0	
	[31:26]	0	r	PM_STATE_LANE[5:0]	PM State[5:0]	
					6'b000000: Reset	
					6'b000010: PHY calibration	
					6'b001101: GEN1 L1 CLKREQ state	
					6'b001111: P2 state (link L2)	
					6'b010001: GEN2 L1 CLKREQ state	
					6'b010101: TX receiver detection	
					6'b011000: GEN1 P1 state	
					6'b011001: GEN1 DATA PATH reset	
					6'b011010: GEN1 p0 or p0s state	
					6'b011011: GEN1 clock off for speed change	
					6'b011100: GEN2 p1 state	
					6'b011101: GEN2 data path reset	
					6'b011110: GEN2 p0 or p0s state	
					6'b011111: GEN2 clock off for speed change	
					6'b100101: GEN3 L1 CLKREQ state	
					6'b101000: GEN3 P1 state	
					6'b101001: GEN3 data path reset	
					6'b101010: GEN3 p0 or p0s state	
					6'b101011: GEN3 clock off for speed change	
	25	0	r	PM_CLK_REQ_N_LANE	CLKREQ Control Status	
					0: request to enable REFCLK	
					1: request to disable REFCLK	
	24	0	r	PM_DPCLK_125_LANE	DPCLK Is 125Mhz	
	23	0	r	PM_PIPE_32B_LANE	PIPE Is Opertating In 32bit Mode	
	22	0	r	PM_PIPE_8B_LANE	PIPE Is Opertating In 8bit Mode	
	21	0	r	PM_ASYNC_RST_N_LANE	PIPE Internal Power Management Reset	
					0: reset mode	
					1: normal working mode	
	20	0	r	PM_DP_RST_N_LANE	PIPE Internal PCS Data-path Reset	
					0: reset mode	
					1: normal working mode	
	19	0	r	PM_OSCCLK_AUX_CLK_EN_LANE	AUX_CLK Switchinh Between Txdclk And Oscclk Status	
					0: AUX_CLK source is txdclk from pll	
					1: AUX_CLK source is OSCCLK from SOC	
	18	0	r	PM_OSCCLK_PCLK_EN_LANE	PCLK Switching Between Txdclk And Oscclk Status	
					0: pclk source si txdclk from pll	
					1: pclk source is oscclk from SoC	
	17	0	r	PM_PCLK_DPCLK_EN_LANE	Pipe Internal PCS Data-path Clock Status	
					0: dpclk is disabled	
					1: dpclk is enabled	
	16	0	r	PM_TXDCLK_PCLK_EN_LANE	PCLK Output Enable Status:	
					0: PCLK is disabled	
					1: PCLK is enabled, indicates that the PHY is ready and send out PCLK to the MAC	
	15	0	r	PM_TX_VCMHOLD_EN_LANE	Control Comphy Tx Common Mode	
					0: disable comphy tx common mode holder	
					1: enable comphy tx common mode holder	
	14	0	r	PM_BEACON_RX_EN_LANE	Low- Frequency Beacon Detection Enable	
					0: disable low-frequency beacon detection	
					1: enable low-frequency beacon detection	
	13	0	r	PM_BEACON_TX_EN_LANE	Beacon Transmission Enable	
					0: no operation	
					1: trigger comphy to transmit beacon	
	12	0	r	PM_PU_IVREF_LANE	Power Up Comphy Current And Voltage Reference	
					0: power down	
					1: power up	
	11	0	r	PM_TXDETECTRX_EN_LANE	Control Comphy To Perform Tx Receiver Detection	
					0: no operation	
					1: triggers comphy to perform tx receiver detection	
	10	0	r	PM_TX_IDLE_HIZ_LANE	Control Comphy Tx Driver Idle In High Impedance Mode	
					0: tx driver at low impedance mode	
					1: tx driver at high impedance mode	
	9	0	r	PM_TX_IDLE_LOZ_LANE	Control Comphy Tx Driver	
					0: tx driver output valid	
					1: tx driver at common mode voltage (idle)	
	8	0	r	PM_RX_INIT_LANE	Control Comphy Receiver Initialization	
					0: no operation	
					1: triggers the comphy to start acquisition for phase of DEF FFE	
	[7:6]	0	r	PM_RX_RATE_SEL_LANE[1:0]	Control Comphy RX Signaling Rate	
					2'b00: use 2.5GT/s signal rate	
					2'b01: use 5.0GT/s signal rate	
					2'b10: use 8.0GT/s signal rate	
					2'b11: reserved	
	[5:4]	0	r	PM_TX_RATE_SEL_LANE[1:0]	Control Comphy TX Signaling Rate	
					2'b00: use 2.5GT/s signal rate	
					2'b01: use 5.0GT/s signal rate	
					2'b10: use 8.0GT/s signal rate	
					2'b11: reserved	
	3	0	r	PM_PU_RX_LANE	Power Up Comphy Receiver	
					1'b0: power down	
					1'b1: power up	
	2	0	r	PM_PU_TX_LANE	Power Up Comphy Transmitter	
					1'b0: power down	
					1'b1: power up	
	1	0	r	PM_PU_PLL_LANE	Power Up Comphy PLL	
					1'b0: power down	
					1'b1: power up	
	0	0	r	PM_RESET_LANE	Common PHY Reset	
					1'b0: normal working mode	
					1'b1: reset mode	
						
	# addr = 0x4008			LANE_CFG_STATUS2_LANE	Lane configuration and Status 2	
	31	0	r	BEACON_DETECTED_LANE	Low-frequency Beacon Is Detected	
	30	1	r/w	CFG_POWER_SETTLE_WAIT_LANE	Wait For Power Settle Before Sending LFPS When Transition Into P2 Or P3 State  USB3 Mode.	
					0: Send LFPS as long as TxElecIdle is de-asserted	
					1: Wait for power state settle before sending LFPS even TxElecIdle is de-asserted	
	[29:24]	6'ha	r/w	CFG_RXEIDETECT_DLY_LANE[5:0]	PIPE Signal RxElecIdle Turn On (after Squelch Detector Was Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.	
	23	1	r/w	CFG_IVREF_MODE_LANE	Serdes Analog IVREF Control Mode During Low Power (PCIE: P1.CLKREQ And P2; USB3: P3) States	
					0: PU_IVREF is 0	
					1: PU_IVREF is 1	
	22	0	r/w	CFG_BEACON_MODE_LANE	Beacon/LFPS Protocol Control Mode	
					0: new protocol	
					1: legacy protocol	
	[21:18]	4'h0	r/w	CFG_BEACON_TXLOZ_WAIT_LANE[3:0]	Beacon Transmit Low-z Wait Period. In Units Of 20us	
	17	0	r/w	CFG_BEACON_RX_EN_LANE	Rx Beacon Mode Enable	
	16	0	r/w	CFG_BEACON_TX_EN_LANE	Tx Beacon Mode Enable	
	15	0	r	MAC_PHY_TXDETECTRX_LOOPBACK_LANE	Control TX Receiver Detection Or Loopback From MAC	
					0: normal operation	
					1: trigger tx receiver detection or rx to tx loopback	
	14	0	r	MAC_PHY_TXELECIDLE_LANE	Contrl Tx Electrical Idle From MAC	
					0: sending data or beacon	
					1: set transmitter to electrical idle	
	[13:12]	0	r	MAC_PHY_POWERDOWN_LANE[1:0]	Control Power State From MAC	
					2'b00: P0, normal operation	
					2'b01: P0s, power saving state, low recovery time latency	
					2'b10: P1, lower power state, longer recovery time latency	
					2'b11: P2, lowest power state, longest recovery time latency	
	[11:10]	0	r	MAC_PHY_RATE_LANE[1:0]	Control Signaling Rate From MAC	
					2'b00: use 2.5GT/s signal rate	
					2'b01: use 5.0GT/s signal rate	
					2'b10: use 8.0GT/s signal rate	
					2'b11: reserved	
	9	0	r	PHY_MAC_PHYSTATUS_LANE	PHY Status At PIPE Interface, Used To Communicate Completion Of PHY Functions Such As Reset, Power State Transition, Rate Changes And Receiver Detection	
	8	0	r	PHY_MAC_RXVALID_LANE	RX Data Valid Status At PIPE Interface	
					0: no valid data received	
					1: indicate symbol lock and valid data at PIPE interface	
	7	0	r	PHY_MAC_RXELECIDLE_LANE	RX Electrical IDLE Status At PIPE Interface	
					0: receiving data or beacon	
					1: indicates detection of an electrical idle	
	6	0	r	ANA_DPHY_PLL_READY_TX_LANE	Comphy PLL Ready For TX	
					0: comphy tx clock is not ready	
					1: indicates that Comphy tx clock is ready and TX can sent out data	
	5	0	r	MAC_PHY_RX_TERMINATION_LANE	Receiver Termination Control From MAC For USB3 Mode	
	4	0	r	ANA_DPHY_PLL_READY_RX_LANE	Comphy PLL Ready For RX	
					0: comphy rx clock is not ready	
					1: indicates that Comphy RX clock is ready and RX can receive data	
	3	0	r	ANA_DPHY_TXDETRX_VALID_LANE	Comphy TX Detect RX Ouput Valid	
					0: TX detect Rx output is not valid	
					1: TX detect Rx output is valid for ana_dphy_rxpresent	
	2	0	r	ANA_DPHY_RX_INIT_DONE_LANE	Comphy Receiver Initialization Done Status	
					0: Comphy DTL and DFE is no optimized	
					1: indicate that Comphy DTL and DFE have entered optimized states	
	1	0	r	ANA_DPHY_SQ_DETECTED_LANE	Comphy Squelch Detector Ouput Status	
					0: signal detected	
					1: no signal detected	
	0	0	r	ANA_DPHY_RXPRESENT_LANE	Tx Receiver Detection Status:	
					0: receiver is not present	
					1: receiver is present (during Tx receiver detection	
						
	# addr = 0x400c			LANE_CFG2_LANE	Lane Configuration 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	ebuf_threshold_wide_lane	Elastic Buffer Threshold Hysteresis	internal
					0: add or del skip when over or under threshold	
					1: add or del skip when over threshold+1 or  under threshold -1	
	[27:24]	4'he	r/w	cfg_high_water_mark_lane[3:0]	Elastic Buffer High Water Mark Threshold  Gen3 Mode	internal
					When samples in the buffer are above the high water mark, elastic buffer drops samples	
	[23:20]	4'h2	r/w	cfg_low_water_mark_lane[3:0]	Elastic Buffer Low Water Mark Threshold  Gen3 Mode	internal
					When samples in the buffer are below the low water mark, elastic buffer inserts EDB samples.	
	[19:16]	4'h8	r/w	CFG_ELB_THRESHOLD_LANE[3:0]	Elastic Buffer Quiescent Threshold In PCIe Gen1/Gen2/Gen3 Mode, Or USB3 5G/10G Mode.	
	15	0	r/w	blk_align_at_sync_ok_lane	Block Re Align At Sync_ok Phase	internal
					1'b0: always go to SYNC FAILED when get new align position	
					1'b1:re align with new get new align position	
	14	0	r/w	blk_align_at_pre_sync_lane	Block Re Align At Pre Sync Phase	internal
					1'b0: always go to SYNC FAILED when get new align position	
					1'b1:re align with new get new align position	
	13	0	r/w	CFG_BLK_ALIGN_CTRL_LANE[2]	Block Alignment Control	
					0: reset block alignment state machine until detecting differential signaling	
					1: reset block alignment state machine until Comphy is ready. Rx_init is done and/or rx train is completed	
	[12:11]	0	r/w	CFG_BLK_ALIGN_CTRL_LANE[1:0]	Enable Pin MAC_PHY_BLOCKALIGNCTRL On Controlling Block Alignment Logic	
					2'b00: disable pin MAC_PHY_BLOCKALIGNCTRL on controlling block alignment logic	
					2'b01: disable pin MAC_PHY_BLOCKALIGNCTRL on controlling block alignment logic	
					2'b10: when MAC_PHY_BLOCKALIGNCTRL = 0, disable searching new block alignment, when MAC_PHY_BLOCKALIGNCTRL = 1, enable searching new block alignment	
					2'b11: when MAC_PHY_BLOCKALIGNCTRL = 0, reset block alignment state machine, when MAC_PHY_BLOCKALIGNCTRL = 1, enable searching new block alignment	
	10	0	r/w	spare_reg_186_10_lane	Spare_register	internal
	9	0	r/w	spare_reg_186_9_lane	Spare_register	internal
	[8:7]	0	r/w	CFG_GEN3_TXDATA_DLY_LANE[1:0]	Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen3 Mode.	
					2'b00: no delay	
					2'b01: delayed by 1 clock cycle	
					2'b10: delayed by 2 clock cycle	
					2'b11: delayed by 3 clock cycle	
	[6:5]	0	r/w	CFG_GEN3_TXELECIDLE_DLY_LANE[1:0]	ComPHY Tx_idle_hiz Timing  Gen3	
					2'b00: tx_idle_hiz is synchronous with txdata	
					2'b01: delayed by 1 clock cycle	
					2'b10: delayed by 2 clock cycle	
					2'b11: delayed by 3 clock cycle	
	4	0	r/w	cfg_ignore_sq_detect_lane	Squelch Detect Signal Handling On Block Alignment	internal
					1'b0: block alignment state machine is affected by squelch detect signal	
					1'b1: block alignment state machine ignores squelch detect signal	
	3	0	r/w	cfg_det_all_skp_lane	Enable To Detect All SKP Patterns	internal
					1'b0: detect 130-bit SKP ordered set only	
					1'b1:detect all possible size SKP ordered set	
	2	0	r/w	cfg_det_fts_window_lane	Set FTS Detection Window	internal
					1'b0: always detect FTS pattern	
					1'b1:detect FTS pattern only at L0S exit	
	1	0	r/w	cfg_use_skp_lock_lane	Enable To Use SKP Ordered Set For Block Alignment	internal
					1'b0: disable to use SKP pattern	
					1'b1: enable to use SKP pattern	
	0	1	r/w	cfg_use_fts_lock_lane	Enable To Use FTS For Block Alignment	internal
					1'b0:disable to use FTS pattern	
					1'b1:enable to use FTS pattern	
						
	# addr = 0x4010			LANE_CFG4 	Lane Configuration 4	
	[31:24]	8'h0	r/w	cfg_phy_reserved_ctrl_lane[7:0]	PHY Reserved Control Signals.	internal
	23	0	r/w	cfg_data_bit_map_lane	Select Data Bit Mapping Scheme While Mapping 32-Bit Valid TxData Into 40-Bit Dphy_Ana_Txdata[39:0] Bus	internal
					0: pad 2 0's in between 2 valid 8-bit data bytes	
					1: pad 8 0's at the 8 MSB of the 40-bit bus	
	22	0	r/w	cfg_rx_train_sel_lane	USB3 Mode: PIPE Rx Training Control Select To Handle Rxvalid Signaling	internal
					0: enable rxvalid signaling when COMPHY Rx training is in progress and register bit cfg_ignore_rxeq is set	
					1: disable rxvalid signaling when COMPHY Rx training is in progress regardless of the setting of register bit cfg_ignore_rxeq	
					Note: This bit is used for USB3 mode only	
	21	0	r/w	cfg_signal_det_sel_lane	Rx Signaling Detection Select For Rx_init Control	internal
					0: use squelch detect signal	
					1: use rxdata signal	
	20	0	r/w	CFG_RXEI_DG_WEIGHT_LANE	RxEelcIdle De-glitching Tap Weight	
					1'b0: 3-tap de-glitching	
					1'b1: 1-tap de-glitching	
	19	0	r/w	CFG_RXEIDET_DG_EN_LANE	Enable Rx Electrical Idle Deglitch	
					1'b0: disable the RxElecIdle de-glitch logic	
					1'b1: enable the RxElecIdle de-glitch logic	
	18	0	r/w	CFG_RX_EQ_CTRL_LANE	PHY Rx Training Enable While In USB3 LTSSM Polling.RxEQ State, Or PCIE LTSSM Recovery.Equalization State.	
					0: disable Rx Training	
					1: enable Rx Training	
	17	0	r/w	CFG_SQ_DET_SEL_LANE	Squelch Detect Signal Select For Rx_init Control	
					0: use squelch detect signal directly from SerDes	
					1: use filtered squelch detect signal	
	16	0	r/w	CFG_RX_INIT_SEL_LANE	Rx_init Control Select	
					0: do not reset rx_init control state machine when detect LFPS signaling	
					1: reset rx_init control state machine when detect LFPS signaling	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	0	r/w	CFG_REF_FREF_SEL_LANE[4:0]	Reference Frequency Select (MHz) For Usb3 Mode	
					5'h00: 100	
					5'h01: 20	
					5'h02: 25	
					5'h03: 40	
					5'h04: 50	
					5'h05: 62.5	
					5'h06: 75	
					5'h07: 125	
					5'h08: 150	
					5'h09: 156.25	
					5'h0A: 250	
					5'h0B: 30	
					5'h0C: 31.25	
					5'h0D: 26	
					5'h0E: 19.2	
					5'h0F: 38.4	
	7	0	r/w	CFG_SSC_CTRL_LANE	Spread Spectrum Clock Enable	
					0: Disable SSC	
					1: Enable SSC	
	6	0	r/w	CFG_DFE_OVERRIDE_LANE	Override PHY DFE Control Pins	
					0: normal operation	
					1: override PIN_DFE_EN, PIN_DFE_PAT_DIS, and PIN_DFE_UPDATE_DIS by cfg_dfe_ctrl[2:0].	
	5	0	r/w	CFG_DFE_UPDATE_SEL_LANE	PHY PIN_DFE_UPDATE_DIS Pin Control Select When Cfg_dfe_override = 0.	
					0: enable DFE adaptation	
					1: Disable DFE adaptation but keep DFE current coefficient values for PCIE mode, or controlled by inverted mac_phy_rxeqtraining pin for USB3 mode. 	
	4	1	r/w	CFG_DFE_PAT_SEL_LANE	PHY PIN_DFE_PAT_DIS Pin Control Select When Cfg_dfe_override = 0.	
					0: Disable DFE Pattern Protection function	
					1: Enable DFE Pattern Protection function for PCIE mode, or controlled by mac_phy_rxeqtraining pin for USB3 mode	
	3	0	r/w	CFG_DFE_EN_SEL_LANE	PHY PIN_DEF_EN Pin Control Selest When Cfg_dfe_override = 0.	
					DFE is always disabled at PCIe Gen1 speed, and is always enabled at PCIe Gen3 speed and USB3 mode	
					0: DFE is disabled at PCIe Gen2 speed	
					1: DFE is enabled at PCIe Gen2 speed	
	[2:0]	3'h3	r/w	CFG_DFE_CTRL_LANE[2:0]	Controls PHY DFE Signals When Cfg_dfe_override = 1.	
					Bit[0]: PIN_DFE_EN	
					Bit[1]: PIN_DFE_PAT_DIS	
					Bit[2]: PIN_DFE_UPDATE_DIS	
						
	# addr = 0x4014			LANE_CFG_STATUS3_LANE	Lane Configuration and Status 3	
	31	0	r/w	RESERVED		
	30	1	r/w	CFG_P1_WAKEUP_LANE	Protocol To Wake Up COMPHY To P1 State From P1 Sub-states Or P2.	
					0: wake up COMPHY by asserting PU_PLL, PU_TX, and PU_RX.	
					1: wake up COMPHY by asserting PU_PLL, PU_TX, and de-asserting PU_RX.	
	29	1	r/w	CFG_P0S_IDLE_HIZ_DIS_LANE	Disable Tx_idle_hiz Signal During P0S State And Speed Change.	
	28	0	r/w	CFG_HIZ_CAL_TIMER_EN_LANE	Hiz Calibration Timer Enable.	
	[27:24]	4'h4	r/w	CFG_HIZ_CAL_WAIT_LANE[3:0]	Hiz Calibration Wait Timer	
	23	0	r/w	CFG_DELAY_P12_PHYST_LANE	Delay P1 And P2 Entry PhyStatus To Accommodate Hiz Calibration Time At ComPHY.	
	22	0	r/w	CFG_DELAY_TDR_PHYST_LANE	Delay TxDetectRx PhyStatus To The MAC After Receiving TxDetecrRx Valid (ackledgement) From ComPHY	
	[21:16]	6'h14	r/w	CFG_TXCMN_DIS_DLY_LANE[5:0]	Tx Common Mode Turn On (after Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.	
	15	0	r	MAC_PHY_TXCOMPLIANCE_LANE	TX Compliance Control Form MAC	
	14	0	r	PM_RX_HIZ_LANE	Rx Termination Control Status	
					0: Rx termination is on	
					1: Rx termination is off	
	13	0	r	PM_REFCLK_VALID_LANE	External REFCLK Detection  Status	
					0: REFCLK is not valid	
					1: REFCLK is valid	
	12	0	r	ANA_REFCLK_DIS_ACK_LANE	Comphy REFCLK Disable Ackledgement	
					0: normal operation 	
					1: Comphy is ready to disable REFCLK	
	11	0	r	PM_REFCLK_DIS_LANE	Control Disabling REFCLK At Comphy	
					0: normal operation 	
					1: request to disable REFCLK at Comphy	
	10	0	r	PM_PU_SQ_LANE	Power Up COMPHY Squelch Detector	
					0: power down	
					1: power up	
	9	0	r	PM_RX_TRAIN_ENABLE_LANE	RX Training Status	
					0: RX training is not enabled	
					1: RX training is in progress	
	[8:0]	0	r	PM_STATUS_PCLK_LANE[8:0]	PM Status At PCLK Domain	
						
	# addr = 0x4018			LANE_DP_PIE8_CFG0_LANE	Lane PIE8 DataPath configuration 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	MODE_PIE8_EQ_LANE	Enable Pie8 Eq Function	
	25	0	r/w	not_use_eq_failed_lane	Never Report Eq Failed On Pie8 Bus	internal
	24	0	r/w	PIE8_MIN_LATENCY_MODE_EN_LANE	PIE8 V2.0 Minimum Latency Mode Enable	
					0: not enable PIE8  2.0 Minimum Latency Mode 	
					1: enable PIE8  2.0 Minimum Latency Mode 	
	23	1	r/w	PIE8_REPORT_SKP_PARITY_ERROR_LANE	PIE8 SKP OS Report Parity Error Info 	
					0: not report SKP OS parity error info	
					1: report SKP OS parity error info	
	22	1	r/w	PIE8_SCRAMBLED_DATA_FOR_PARITY_LANE	PIE8 SKP OS Use Scramble Data Gen Parity	
					0: use not scrambled data	
					1: use scrambled data	
	21	1	r/w	PIE8_SKP_LFSR_EN_LANE	PIE8 SKP OS LFSR Overwrite Mode Enable 	
					0: disable PIE8 SKP_LFSR mode	
					1: enable PIE8 SKP_LFSR mode	
	20	0	r/w	PIE8_TS_BALANCE_ALL_BLOCK_EN_LANE	PIE8 TS_BALANCE Mode For All Packet Enable 	
					0: disable PIE8 TS_BALANCE mode	
					1: enable PIE8 TS_BALANCE mode	
	19	1	r/w	PIE8_TS_BALANCE_RX_REPLACE_EN_LANE	PIE8 Replace TS_BALANCE Symbol To 4a Mode Enable	
					0: disable PIE8 replace TS_BALANCE symbol mode	
					1: enable PIE8 replace  TS_BALANCE symbol mode	
	18	1	r/w	PIE8_TS_BALANCE_EN_LANE	PIE8 TS_BALANCE Mode Enable 	
					0: disable PIE8 TS_BALANCE mode	
					1: enable PIE8 TS_BALANCE mode	
	17	0	r/w	PIE8_SCRAMBLE_EN_LANE	PIPE PIE8 SCRAMBLE Function Enable	
					0: disable PIE8 SCRAMBLE function 	
					1: enable PIE8 SCRAMBLE function	
	16	0	r/w	MODE_PIE8_IF_LANE	PIPE PIE8 Mode Enable 	
					0: disable PIE8 mode	
					1: enable PIE8 mode	
	[15:8]	8'h00	r/w	RESERVED		
	[7:0]	8'h00	r/w	dbg_pipe_sub_sel_lane[7:0]	PIPE Sub-modules Test Select	internal
						
	# addr = 0x401c			LANE_USB_DP_CFG1_LANE	Lane USB Datapath Configuration 1	
	31	0	r/w	cfg_ignore_rxeq_g2_lane	PIPE RxEqTraining Handling At G2	internal
					0: de-asserts RxValid when RxEqTraining = 1.	
					1: RxValid logic ignores RxEqTraining.	
	30	0	r/w	cfg_ignore_rxeq_g1_lane	PIPE RxEqTraining Handling At G1	internal
					0: de-asserts RxValid when RxEqTraining = 1.	
					1: RxValid logic ignores RxEqTraining.	
	29	0	r/w	cfg_ebuf_full_rst_lane	Elasticity Buffer Reset Select When Over-run	internal
					0: Drop symbols when elasticity buffer when over-run	
					1: Reset elasticity buffer to the neutral position when over-run	
	28	0	r/w	cfg_ebuf_empty_rst_lane	Elasticity Buffer Reset Select When Under-run	internal
					0: Add symbols when elasticity buffer when under-run	
					1: Reset elasticity buffer to the neutral position when under-run	
	27	1	r/w	cfg_ebuf_skip_init_lane	Elasticity Buffer Enable Initial Condition	internal
					0: Enable elasticity buffer when symbol locked	
					1: Enable elasticity buffer when detecting SKP Ordered Set	
	26	1	r/w	cfg_ebuf_4com_init_lane	Elasticity Buffer Enable Initial Condition	internal
					0: Enable elasticity buffer when symbol locked	
					1: Enable elasticity buffer when detecting TS1/TS2s 4 Comma symbols	
	25	0	r/w	cfg_use_skp_lock_usb_lane	Use SKP Ordered Set For Symbol Alignment	internal
					0: disable to use SKP pattern	
					1: enable to use SKP pattern	
	[24:20]	5'hf	r/w	cfg_rx_lfps_num_cnt_lane[4:0]	Use Rxclk To Count Another All 1/0 In 20-bit Rxdata, And If Non Of Them Appears During Rx_lfps_num_cnt, It Means No LFPS Signal Is Detected	internal
	[19:16]	4'h8	r/w	cfg_num_oneszeros_lane[3:0]	When MAC_PHY_ONESZEROS Is Asserted, Number Of 1s Or 0s Will Be Sent Out By The Transmitter.	internal
					4'h0: N/A	
					4'h1 20	
					4'h2: 40	
					4'h3: 60	
					4'h4: 80	
					4'h5 100	
					4'h6: 120	
					4'h7: 140	
					4'h8: 160	
					4'h9: 180	
					4'hA: 200	
					4'hB: 220	
					4'hC: 240	
					4'hD: 260	
					4'hE: 280	
					4'hF: 300	
	[15:0]	16'h0	r/w	RESERVED		
						
	# addr = 0x4020			LANE_USB_DP_CFG2_LANE	Lane USB Datapath Configuration 2	
	[31:16]	16'h0	r/w	RESERVED		
	15	0	r/w	usb31_spd_chg_chk_p0_lane	Check State When Speed Change Happen  	internal
					0: ignore state check	
					1: speed change only happen at p0 state	
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	1	r/w	cfg_ebuf_tsblk_init_lane	Elasticity Buffer Enable Initial Condition	internal
					0: Enable elasticity buffer when block locked	
					1: Enable elasticity buffer when detecting TS1/TS2 block	
	10	0	r/w	cfg_start_blk_is_sync_lane	Select Starting Received Block Following Reset Or Exit From Electrical Idle	internal
					0: any block can be first block after electrical idle	
					1: only SYNC block can be the first block after electrical idle	
	9	1	r/w	cfg_use_rxvalid_check_rx_lfps_lane	Rx LFPS Detection Handling	internal
					0: rx lfps detecting not care RXVALID value	
					1: when RXVALID assert, never detect rx lfps	
	8	1	r/w	usb_ignore_1bit_header_error_lane	Ignore 1bit Error In Usb Header  	internal
	[7:6]	2'h1	r/w	usb_skp_end_err_max_lane[1:0]	Max Error Bit For Skip Os End  	internal
	5	1	r/w	usb_skp_err_max_lane	Enable Usb Max Error Bit For Skip Os  	internal
	4	0	r/w	report_usb_os_1bit_error_lane	Report Usb 1bit Error For Os  	internal
	3	1	r/w	report_usb_skp_1bit_error_lane	Report Usb 1bit Error For Skip Os  	internal
	2	0	r/w	usb_header_correction_lane	Enable Usb Header 1 Bit Error Correction  	internal
	1	0	r/w	usb_skp_error_correction_lane	Enable Usb Skp Os 1 Bit Error Correction  	internal
	0	0	r/w	usb_os_1bit_error_correction_lane	Enable Usb Os 1 Bit Error Correction  	internal
						
	# addr = 0x4024			LANE_EQ_CFG0_LANE	Lane Equalization Configuration 0	
	31	1	r/w	CFG_USE_CTRL_FLD_RST_LANE	Select Phy Ctrl_field_reset Command While Performing Remote Tx Training.	
					0: do not use phy ctrl_field_reset command	
					1: use phy ctrl_field_reset command	
	[30:29]	0	r/w	CFG_SEL_EQ_STATUS_LANE[1:0]	Select Internal Equalization Status Signals To Be Read Out At LANE_EQ_STATUS Register.	
	28	0	r/w	CFG_PHY_RC_EP_LANE	PHY Operation Mode Select.	
					1'b0:Endpoint	
					1'b1:Root Complex	
	[27:22]	6'hf	r/w	CFG_EQ_LF_LANE[5:0]	Local Transmitter Low Frequency Parameter (LF)	
	[21:16]	6'h2d	r/w	CFG_EQ_FS_LANE[5:0]	Local Transmitter Full Swing Parameter (FS)	
	[15:12]	4'h0	r/w	RESERVED		
	[11:6]	0	r	remote_lf_lane[5:0]	Remote Transmitter Low Frequency Parameter (LF)	internal
	[5:0]	0	r	remote_fs_lane[5:0]	Remote Transmitter Full Swing Parameter (FS)	internal
						
	# addr = 0x4028			lane_eq_cfg1_lane	Lane Equalization Configuration 1	
	31	0	r/w	cfg_ext_force_eq_cmpl_lane	External Force Equalization To Complete	internal
	30	0	r/w	CFG_EQ_BUNDLE_DIS_LANE	Disable Bundling On Lane Equalization	
	29	0	r/w	cfg_use_preset_lane	Select Preset For Equalization Iteration	internal
					1'b0:use coefficients	
					1'b1:use preset	
	28	0	r/w	cfg_force_eq_complete_lane	Force Equalization Phase (2 Or 3) To Complete After The Number Of Iterations (selected By Cfg_num_iteration) Have Been Performed.	internal
					1'b0: normal operation	
					1'b1: force equalization phase to complete	
	[27:26]	0	r/w	cfg_num_iteration_lane[1:0]	Select Number Of Iterations For Equalization Training. This Is Valid Only When Cfg_force_eq_complete Is Set.	internal
					2'b00: 4 iterations	
					2'b01: 8 iterations	
					2'b10: 16 iterations	
					2'b11: 32 iterations	
	25	1	r/w	cfg_coeff_p2p_hold_lane	Remote Coefficient Peak-to-peak Hold Enable	internal
	24	0	r/w	cfg_tx_coeff_override_lane	Override Tx Coefficient Output	internal
					1'b0: normal operation	
					1'b1: override Tx coefficient output with cfg_preset0[17:0]	
	23	0	r/w	cfg_reset_eieos_count_lane	Reset EIEOS Count Select	internal
					1'b0: do not reset EIEOS counter during training	
					1'b1: reset EIEOS counter during training	
	22	0	r/w	cfg_eq_bypass_ph23_lane	Phase 2/3 Bypass Select	internal
					1'b0: perform phase 2 and 3	
					1'b1: bypass phase 2 and 3	
	[21:16]	6'h1	r/w	cfg_coeff_step_size1_lane[5:0]	Remote Coefficient Step Size	internal
					Bit[5:0]: C+1	
	15	0	r/w	cfg_always_send_lane	New Coefficients Are Always Sent To Remote Side When Generated	internal
	14	1	r/w	cfg_coeff_check_en_lane	Remote Coefficient Check Enable	internal
					1'b0: do not check remote coefficient (let link partner does it)	
					1'b1: check coefficient before send it to link partner	
	13	0	r/w	cfg_use_init_coeff_lane	When Asserted, Use Initial Remote Coefficients From Register Bits Cfg_remote_init_coeff[15:0] Reflecting To PHY Reset Command From Control Field	internal
	12	1	r/w	CFG_UPDATE_POLARITY_LANE	Select Polarity Of Coefficient Updates At C-1 And C+1	
					1'b0:increment and decrement with signed value	
					1'b1:increment and decrement with absolute value	
	[11:0]	12'h041	r/w	cfg_coeff_step_size0_lane[11:0]	Remote Coefficient Step Size	internal
					Bit[5:0]: C-1	
					Bit[11:6]: C0	
						
	# addr = 0x402c			lane_preset_cfg0_lane	Lane Equalization Preset Configuration 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h27	r/w	cfg_cursor_preset3_lane[5:0]	Cursor Coefficient Of Preset3	internal
	[21:16]	6'h24	r/w	cfg_cursor_preset2_lane[5:0]	Cursor Coefficient Of Preset2	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h25	r/w	cfg_cursor_preset1_lane[5:0]	Cursor Coefficient Of Preset1	internal
	[5:0]	6'h22	r/w	cfg_cursor_preset0_lane[5:0]	Cursor Coefficient Of Preset0	internal
						
	# addr = 0x4030			lane_preset_cfg2_lane	Lane Equalization Preset Configuration 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h1f	r/w	cfg_cursor_preset7_lane[5:0]	Cursor Coefficient Of Preset7	internal
	[21:16]	6'h27	r/w	cfg_cursor_preset6_lane[5:0]	Cursor Coefficient Of Preset6	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h28	r/w	cfg_cursor_preset5_lane[5:0]	Cursor Coefficient Of Preset5	internal
	[5:0]	6'h2d	r/w	cfg_cursor_preset4_lane[5:0]	Cursor Coefficient Of Preset4	internal
						
	# addr = 0x4034			lane_preset_cfg4_lane	Lane Equalization Preset Configuration 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_cursor_preset11_lane[5:0]	Cursor Coefficient Of Preset11	internal
	[21:16]	6'h1e	r/w	cfg_cursor_preset10_lane[5:0]	Cursor Coefficient Of Preset10	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h26	r/w	cfg_cursor_preset9_lane[5:0]	Cursor Coefficient Of Preset9	internal
	[5:0]	6'h21	r/w	cfg_cursor_preset8_lane[5:0]	Cursor Coefficient Of Preset8	internal
						
	# addr = 0x4038			lane_preset_cfg6_lane	Lane Equalization Preset Configuration 6	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h8	r/w	cfg_post_cursor_preset1_lane[5:0]	Post-Cursor Coefficient Of Preset1	internal
	[21:16]	6'h0	r/w	cfg_pre_cursor_preset1_lane[5:0]	Pre-Cursor Coefficient Of Preset1	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'hb	r/w	cfg_post_cursor_preset0_lane[5:0]	Post-Cursor Coefficient Of Preset0	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_preset0_lane[5:0]	Pre-Cursor Coefficient Of Preset0	internal
						
	# addr = 0x403c			lane_preset_cfg8_lane	Lane Equalization Preset Configuration 8	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h6	r/w	cfg_post_cursor_preset3_lane[5:0]	Post-Cursor Coefficient Of Preset3	internal
	[21:16]	6'h0	r/w	cfg_pre_cursor_preset3_lane[5:0]	Pre-Cursor Coefficient Of Preset3	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h9	r/w	cfg_post_cursor_preset2_lane[5:0]	Post-Cursor Coefficient Of Preset2	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_preset2_lane[5:0]	Pre-Cursor Coefficient Of Preset2	internal
						
	# addr = 0x4040			lane_preset_cfg10_lane	Lane Equalization Preset Configuration 10	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_post_cursor_preset5_lane[5:0]	Post-Cursor Coefficient Of Preset5	internal
	[21:16]	6'h5	r/w	cfg_pre_cursor_preset5_lane[5:0]	Pre-Cursor Coefficient Of Preset5	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h0	r/w	cfg_post_cursor_preset4_lane[5:0]	Post-Cursor Coefficient Of Preset4	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_preset4_lane[5:0]	Pre-Cursor Coefficient Of Preset4	internal
						
	# addr = 0x4044			lane_preset_cfg12_lane	Lane Equalization Preset Configuration 12	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h9	r/w	cfg_post_cursor_preset7_lane[5:0]	Post-Cursor Coefficient Of Preset7	internal
	[21:16]	6'h5	r/w	cfg_pre_cursor_preset7_lane[5:0]	Pre-Cursor Coefficient Of Preset7	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h0	r/w	cfg_post_cursor_preset6_lane[5:0]	Post-Cursor Coefficient Of Preset6	internal
	[5:0]	6'h6	r/w	cfg_pre_cursor_preset6_lane[5:0]	Pre-Cursor Coefficient Of Preset6	internal
						
	# addr = 0x4048			lane_preset_cfg14_lane	Lane Equalization Preset Configuration 14	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_post_cursor_preset9_lane[5:0]	Post-Cursor Coefficient Of Preset9	internal
	[21:16]	6'h7	r/w	cfg_pre_cursor_preset9_lane[5:0]	Pre-Cursor Coefficient Of Preset9	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h6	r/w	cfg_post_cursor_preset8_lane[5:0]	Post-Cursor Coefficient Of Preset8	internal
	[5:0]	6'h6	r/w	cfg_pre_cursor_preset8_lane[5:0]	Pre-Cursor Coefficient Of Preset8	internal
						
	# addr = 0x404c			lane_preset_cfg16_lane	Lane Equalization Preset Configuration 16	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_post_cursor_preset11_lane[5:0]	Post-Cursor Coefficient Of Preset11	internal
	[21:16]	6'h0	r/w	cfg_pre_cursor_preset11_lane[5:0]	Pre-Cursor Coefficient Of Preset11	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'hf	r/w	cfg_post_cursor_preset10_lane[5:0]	Post-Cursor Coefficient Of Preset10	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_preset10_lane[5:0]	Pre-Cursor Coefficient Of Preset10	internal
						
	# addr = 0x4050			lane_coeff_max0_lane	Lane Equalization Coefficient Max Setting 0	
	31	0	r/w	CFG_LINK_TRAIN_CTRL_LANE	Link EQ Training Control From MAC	
					0:do not enable TRX training abortion by MAC signal MAC_PHY_EQ_IN_PROG	
					1:enable TRX training abortion by MAC signal MAC_PHY_EQ_IN_PROG	
	[30:28]	0	r/w	cfg_rx_preset_hint_lane[2:0]	Receiver Preset Hint Value	internal
	27	0	r/w	cfg_rx_hint_override_lane	Override Receiver Preset Hint Parameter With Register	internal
					0: normal operation	
					1: override receiver preset hint parameter with cfg_rx_preset_hint	
	26	1	r/w	cfg_g0_status_field_lane	Select G0 Status Field Report At Non-p2p Hold Mode For Remote Phy TX Coefficients	internal
					0:report updated	
					1:report ready	
	[25:24]	2'h1	r/w	cfg_remote_max1_lane[1:0]	Remote Tx Transmitter Post-cursor (C+1) Coefficient Maximum Value Select	internal
					2'b00:FS of remote transmitter	
					2'b01:FS/2 of remote transmitter	
					2'b10:FS/4 of remote transmitter	
					2'b11:FS/8 of remote transmitter	
	[23:22]	2'h2	r/w	cfg_remote_max0_lane[1:0]	Remote Tx Transmitter Pre-cursor (C-1) Coefficient Maximum Value Select	internal
					2'b00:FS of remote transmitter	
					2'b01:FS/2 of remote transmitter	
					2'b10:FS/4 of remote transmitter	
					2'b11:FS/8 of remote transmitter	
	[21:16]	6'h0f	r/w	cfg_tx_coeff_max1_lane[5:0]	Local Tx Transmitter Coefficient Maximum Value	internal
					Bit[5:0]: C+1	
	15	0	r/w	RESERVED		
	14	1	r/w	cfg_tx_train_ctrl_lane	Remote TX FFE Training Control For Multi-lanes Case	internal
					0: request TX train command by coupling RX training from other lanes	
					1: request TX train command by de-coupling RX training from other lanes	
	13	0	r/w	CFG_TX_SWING_EN_LANE	Gen3 (8 GT/s) TX Reduced Swing Enable	
					0: do not enable gen3 tx reduced swing	
					1: enable gen3 tx reduced swing	
	12	0	r/w	CFG_TX_MARGIN_EN_LANE	Gen3 (8 GT/s) TX Trsnsmitter Margining Enable	
					0: do not enable gen3 tx margining	
					1: enable gen3 tx margining	
	[11:0]	12'hb4f	r/w	cfg_tx_coeff_max0_lane[11:0]	Local Tx Transmitter Coefficient Maximum Value	internal
					Bit[5:0]: C-1	
					Bit[11:6]:C0	
						
	# addr = 0x4054			lane_remote_set_lane	Lane Equalization Remote Setting	
	[31:16]	16'h0	r	pipe_eq_status_lane[15:0]	PIPE Internal Equalization Status Setected By Register Bits Cfg_sel_eq_status Of Register R1A7h [14:13].	internal
					PIPE4 Mode	
					When cfg_sel_eq_status = 2'b00	
					Bit[11:0]: dphy_ana_tx_coeff[11:0]	
					Bit[14:12]: dphy_ana_rx_preset_hint[2:0]	
					Bit[15]: pipe_eq_in_prog	
					When cfg_sel_eq_status = 2'b01	
					Bit[5:0]: dphy_ana_tx_coeff[17:12]	
					Bit[11:6]: phy_mac_eq_coeff[17:12]	
					Bit[12]: dphy_ana_tx_train_enable	
					Bit[13]: ana_dphy_tx_train_complete	
					Bit[14]: ana_dphy_tx_train_failed	
					Bit[15]: pipe_eq_in_prog	
					When cfg_sel_eq_status = 2'b10	
					Bit[7:0]: phy_mac_fom_feedback[7:0]	
					Bit[13:8]: phy_mac_dir_feedback[5:0]	
					Bit[14]: dphy_ana_tx_train_enable	
					Bit[15]: mac_phy_eq_req_remote	
					When cfg_sel_eq_status = 2'b11	
					Bit[5:0]: ana_dphy_ctrl_field[5:0]	
					Bit[11:6]: dphy_ana_status_field[5:0]	
					Bit[15:12]: rx_eq_state	
					PIPE3 Mode	
					When cfg_sel_eq_status = 2b00	
					Bit[11:0]: dphy_ana_tx_coeff[11:0]	
					Bit[13:12]: pipe_eq_phase[1:0]	
					Bit[14]: pipe_eq_in_prog	
					Bit[15]: pipe_lb_in_prog	
					When cfg_sel_eq_status = 2b01	
					Bit[5:0]: dphy_ana_tx_coeff[17:12]	
					Bit[11:6]: phy_mac_eq_coeff[17:12]	
					Bit[12]: dphy_ana_tx_train_enable	
					Bit[13]: ana_dphy_tx_train_complete	
					Bit[14]: ana_dphy_tx_train_failed	
					Bit[15]: mac_phy_cmp_preset_valid	
					When cfg_sel_eq_status = 2b10	
					Bit[11:0]: phy_mac_eq_coeff[11:0]	
					Bit[12]: dphy_ana_tx_train_enable	
					Bit[15:13]: dphy_ana_rx_preset_hint[2:0]	
					When cfg_sel_eq_status = 2b11	
					Bit[5:0]: remote_fs	
					Bit[11:6]: remote_lf	
					Bit[15:12]: rx_eq_state	
	[15:9]	7'h0	r/w	cfg_remote_init_c1_lane[6:0]	PIPE3 Mode: Desired Initial Setting Of Remote Transmitter Coefficient When The PHY Issues A Reset Command From Control Field	internal
					map to cfg_remote_init_coeff[15:9]	
					Bit[4:0]: C-1	
					Bit[10:5]: C0	
					Bit[15:11]: C+1	
					This is valid only when register bit cfg_use_init_coeff is set.	
	8	1	r/w	CFG_INVALID_REQ_SEL_LANE	PIPE4 Mode: Link EQ Invalid Request Signaling Select On Signal MAC_PHY_EQ_INVALID_REQ When Detect Out-of-range Coefficients By The MAC	
					0: It is asserted with following the same cycle timing protocol as MAC_PHY_EQ_RXEQEVAL at the next evaluation	
					1: It is asserted after de-assertion of MAC_PHY_EQ_RXEQEVAL and de-asserted at the same clock MAC_PHY_EQ_RXEQEVAL for the next evaluation	
					Note: program this bit to 0 for interfacing with Synopsys MAC version older than 4.40a; 1 for interfacing with Synopsys MAC version 4.40a or newer.	
					PIPE3 Mode: map to cfg_remote_init_coeff[8]	
	7	0	r/w	cfg_skip_final_fom_lane	PIPE4 Mode: Skip Final FOM Evaluation When The Last FOM Of The Preset Vector Reaches The Maximum Value (take Effect Only When Cfg_fom_dirn_override = 1)	internal
					0: always perform final FOM evaluation with preset corresponding to the maximum FOM value	
					1: skip the final FOM evaluation if the last FOM of the preset vector has the maximum value	
					PIPE3 Mode: map to cfg_remote_init_coeff[7]	
	6	0	r/w	cfg_incld_init_fom_lane	PIPE4 Mode: Include Initial Preset In The FOM Preset Vector During FOM Evaluation (take Effect Only When Cfg_fom_dirn_override = 1)	internal
					0: do not include initial preset	
					1: include initial preset	
					PIPE3 Mode: map to cfg_remote_init_coeff[6]	
	[5:2]	4'h0	r/w	cfg_fom_preset_vector_lane[3:0]	PIPE4 Mode: FOM Preset Vector (take Effect Only When Cfg_fom_dirn_override = 1)	internal
					Specify the number of presets in the FOM evaluations. Normally this setting should match the number of FOM presets in the MAC.	
					PIPE3 Mode: map to cfg_remote_init_coeff[5:2]	
	1	0	r/w	cfg_fom_only_mode_lane	PIPE4 Mode: FOM Only Mode (take Effect Only When Cfg_fom_dirn_override = 1)	internal
					0: do not force FOM mode	
					1: force FOM mode	
					PIPE3 Mode: map to cfg_remote_init_coeff[1]	
	0	0	r/w	cfg_fom_dirn_override_lane	PIPE4 Mode: Override MAC_PHY_EQ_FOM_DIRN Pin For FOM Or DIR Mode Selection.	internal
					0: FOM or DIR mode is selected by MAC_PHY_EQ_FOR_DIRN pin	
					1: FOM or DIR mode is selected by PIPE logic	
					PIPE3 Mode: map to cfg_remote_init_coeff[0]	
						
	# addr = 0x6000			cal_ctrl1_lane	Calibration Control Lane 1	
	[31:24]	8'h8	r/w	sampler_sample_size_lane[7:0]	Sampler Sample Size Option.	internal
					1/8/16/32/64. All other values replaced to 1.(Default=1).	
	23	0	r	txdcc_pdiv_cal_done_lane	Tx DCC Post Divider Calibration Done Indicator. 	internal
					0: TX DCC PDIV calibration is in progress or has not started. 	
					1: TX DCC PDIV calibration is done.	
	[22:21]	2'h0	r/w	sampler_cal_avg_mode_lane[1:0]	Sampler Cal Result Average Option For Debug	internal
					0= Average sum of POS values average and NEG  values average.(default:0).	
					1= POS average only.	
					2= NEG average only.	
	20	0	r/w	rxdcc_center_cal_stop_sel_lane	Rx DCC Center Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	19	0	r	sq_cal_done_lane	Squelch Calibration Done.	internal
					0: Squelch calibration is in progress or has not started. 	
					1: Squelch calibration is done.	
	18	0	r/w	txdcc_cal_stop_sel_lane	Tx DCC Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	17	0	r/w	dll_vdda_tracking_on_lane	DLL VDDA Tracking On.	internal
					0: DLL VDDA tracking off.	
					1: DLL VDDA tracking on.	
	16	0	r	txdcc_cal_done_lane	Tx DCC Calibration Done Indicator. 	internal
					0: TX DCC calibration is in progress or has not started. 	
					1: TX DCC calibration is done.	
	15	0	r	vdd_cal_done_lane	VDD Calibration Done Indicator. 	internal
					0: VDD calibration is in progress or has not started. 	
					1: VDD calibration is done.	
	14	0	r	rximp_cal_done_lane	Rx Impedance Calibration Done. 	internal
					0: Rx impedance calibration is in progress or has not started. 	
					1: Rx impedance calibration is done.	
	13	0	r	tximp_cal_done_lane	Tx Impedance Calibration Done.	internal
					0: Tx impedance calibration is in progress or has not started. 	
					1: Tx impedance calibration is done.	
	12	0	r	sampler_res_cal_done_lane	Sampler Resolution Calibration Done.	internal
					0: Sampler resolution calibration is in progress or has not started. 	
					1: Sampler resolution calibration is done.	
	11	0	r	sampler_cal_done_lane	Sampler Calibration Done.	internal
					0: Sampler calibration is in progress or has not started. 	
					1: Sampler calibration is done.	
	10	0	r	eom_align_cal_done_lane	Eom Alignment Calibration Done.	internal
					0: EOM alignment calibration is in progress or has not started. 	
					1: EOM alignment calibration is done.	
	9	0	r	rxalign90_cal_done_lane	Rx Align90 Calibration Done.	internal
					0: Rx align90 calibration is in progress or has not started. 	
					1: Rx align90 calibration is done.	
	8	0	r	rxdcc_eom_cal_done_lane	RX DCC EOM Calibration Done.	internal
					0: Rx DCC EOM calibration is in progress or has not started. 	
					1: Rx DCC EOM calibration is done.	
	7	0	r	rxdcc_c_cal_done_lane	Rx DCC Center Calibration Done.	internal
					0: Rx DCC center calibration is in progress or has not started. 	
					1: Rx DCC center calibration is done.	
	6	0	r	rxdcc_dll_cal_done_lane	RX DCC DLL Calibration Done.	internal
					0: Rx DCC DLL calibration is in progress or has not started. 	
					1: Rx DCC DLL calibration is done.	
	5	0	r	txdetect_cal_done_lane	Tx Timing Detect Calibration Done.	internal
					0: Tx timing detect calibration is in progress or has not started. 	
					1: Tx timing detect calibration is done.	
	4	0	r	dll_eom_vdata_cal_done_lane	DLL EOM VDATA Calibration Done.	internal
					0: DLL EOM VDATA calibration is in progress or has not started. 	
					1: DLL EOM VDATA calibration is done.	
	3	0	r	dll_eom_gm_cal_done_lane	DLL EOM Gm Calibration Done.	internal
					0: DLL EOM gm calibration is in progress or has not started. 	
					1: DLL EOM gm calibration is done.	
	2	0	r	dll_vdata_cal_done_lane	DLL VDATA Calibration Done.	internal
					0: DLL VDATA calibration is in progress or has not started. 	
					1: DLL VDATA calibration is done.	
	1	0	r	dll_gm_cal_done_lane	DLL Gm Calibration Done.	internal
					0: DLL gm calibration is in progress or has not started. 	
					1: DLL gm calibration is done.	
	0	0	r	dll_comp_cal_done_lane	DLL Comparator Calibration Done.	internal
					0: DLL comparator calibration is in progress or has not started. 	
					1: DLL comparator calibration is done.	
						
	# addr = 0x6004			cal_ctrl2_lane	Calibration Control Lane 2	
	31	0	r	txdcc_pdiv_cal_pass_lane	TXDCC Post Divider Calibration Pass Indicator.	internal
	30	0	r	dll_cal_done_lane	DLL Calibration Done.	internal
					0: DLL calibration is in progress or has not started. 	
					1: DLL calibration is done.	
	29	0	r/w	RESERVED		
	28	0	r	sellv_rxsampler_pass_lane	VDD Calibration Sellv_Rxsampler Pass Indicator.	internal
	27	0	r	sellv_rxeomclk_pass_lane	VDD Calibration Sellv_Rxeomclk Pass Indicator.	internal
	26	0	r	sellv_rxdataclk_pass_lane	VDD Calibration Sellv_Rxdataclk Pass Indicator.	internal
	25	0	r	sellv_rxintp_pass_lane	VDD Calibration Sellv_Rxintp Pass Indicator.	internal
	24	0	r	sellv_txpre_pass_lane	VDD Calibration Sellv_Txpre Pass Indicator.	internal
	23	0	r	sellv_txdata_pass_lane	VDD Calibration Sellv_Txdata Pass Indicator.	internal
	22	0	r	sellv_txclk_pass_lane	VDD Calibration Sellv_Txclk Pass Indicator.	internal
	21	0	r	sq_cal_pass_lane	Squelch Calibration Pass	internal
	20	0	r	txdcc_cal_pass_lane	Tx DCC Calibration Pass Indicator.	internal
	19	0	r	align90_tracking_pass_lane	Rx Align90 Phaseshifter Tracking Pass Indicator.	internal
	18	0	r	align90_comp_pass_lane	Rx Align90 Comparator Calibration Pass Indicator.	internal
	17	0	r	vdd_cal_pass_lane	VDD Calibration Pass Indicator.	internal
	16	0	r	rximp_cal_pass_lane	Rx Impedance Calibration Pass Indicator.	internal
	15	0	r	tximp_cal_pass_lane	Tx Impedance Calibration Pass Indicator.	internal
	14	0	r	sampler_cal_pass_lane	Sampler Calibration Pass Indicator.	internal
	13	0	r	eom_eomdat_cal_pass_lane	EOM Alignment Data And EOM Clock Phase Calibration Pass Indicator.	internal
	12	0	r	eom_eomedg_fine_cal_pass_lane	EOM Alignment Edge And EOM Clock Phase Fine Calibration Pass Indicator.	internal
	11	0	r	eom_eomedg_coarse_cal_pass_lane	EOM Alignment Edge And EOM Clock Coarse Calibration Pass Indicator.	internal
	10	0	r	eom_dac_cal_pass_lane	EOM Alignment Comparator Offset Calibration Pass Indicator.	internal
	9	0	r	rxalign90_cal_pass_lane	Rx Align90 Calibration Pass Indicator.	internal
	8	0	r	rxdcc_eom_cal_pass_lane	Rx DCC EOM Calibration Pass Indicator.	internal
	7	0	r	rxdcc_c_cal_pass_lane	Rx DCC Center Calibration Pass Indicator.	internal
	6	0	r	rxdcc_dll_cal_pass_lane	Rx DCC DLL Calibration Pass Indicator.	internal
	5	0	r	txdetect_cal_pass_lane	Tx Timing Detect Calibration Pass Indicator.	internal
	4	0	r	dll_eom_vdata_cal_pass_lane	DLL EOM VDATA Calibration Pass Indicator.	internal
	3	0	r	dll_eom_gm_cal_pass_lane	DLL EOM Gm Calibration Pass Indicator.	internal
	2	0	r	dll_vdata_cal_pass_lane	DLL VDATA Calibration Pass Indicator.	internal
	1	0	r	dll_gm_cal_pass_lane	DLL Gm Calibration Pass Indicator.	internal
	0	0	r	dll_comp_cal_pass_lane	DLL Comparator Calibration Pass Indicator.	internal
						
	# addr = 0x6008			CAL_SAVE_DATA1_LANE	Calibration Result 1	
	[31:21]	0	r/w	RESERVED		
	20	0	r/w	cal_vdd_continuous_mode_en_lane	VDD Calibration Continuous Mode Enable.	internal
	19	0	r	load_cal_on_lane	Indicator For Calibration Load On For MCU Debug	internal
	18	0	r	pllcal_on_lane	PLL Calibration Loop On For MCU Debug	internal
	17	0	r/w	rxdcc_eom_cal_stop_sel_lane	Rx DCC EOM Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	16	0	r/w	rxdcc_dll_cal_stop_sel_lane	Rx DCC DLL Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	[15:8]	8'h0	r/w	CAL_RXDCC_DLL_R1_LANE[7:0]	RX DCC DLL Calibration Result For PLL Speed 1.	
	[7:0]	8'h0	r/w	CAL_RXDCC_DLL_R0_LANE[7:0]	RX DCC DLL Calibration Result For PLL Speed 0.	
						
	# addr = 0x600c			CAL_SAVE_DATA2_LANE	Calibration Result 2	
	[31:16]	0	r/w	RESERVED		
	[15:8]	8'h0	r/w	CAL_RXDCC_DCLK_R1_LANE[7:0]	RX DCC DCLK Calibration Result For PLL Speed 1.	
	[7:0]	8'h0	r/w	CAL_RXDCC_DCLK_R0_LANE[7:0]	RX DCC DCLK Calibration Result For PLL Speed 0.	
						
	# addr = 0x6010			CAL_SAVE_DATA3_LANE	Calibration Result 3	
	[31:16]	0	r/w	RESERVED		
	[15:8]	8'h0	r/w	CAL_RXDCC_EOMCLK_R1_LANE[7:0]	RX DCC EOMCLK Calibration Result For PLL Speed 1.	
	[7:0]	8'h0	r/w	CAL_RXDCC_EOMCLK_R0_LANE[7:0]	RX DCC EOMCLK Calibration Result For PLL Speed 0.	
						
	# addr = 0x6014			CAL_SAVE_DATA4_LANE	Calibration Result 4	
	[31:24]	8'h0	r/w	CAL_EOM_ALIGN_COMP_OFSTDAC_LANE[7:0]	EOM Alignment Comparator Offset Calibration Result.	
	[23:16]	8'h0	r/w	RESERVED		
	[15:8]	8'h0	r/w	CAL_EOM_DPHER_R1_LANE[7:0]	EOM Alignment Depher Calibration Result For PLL Speed 1.	
	[7:0]	8'h0	r/w	CAL_EOM_DPHER_R0_LANE[7:0]	EOM Alignment Depher Calibration Result For PLL Speed 0.	
						
	# addr = 0x6018			CAL_SAVE_DATA5_LANE	Calibration Result 5	
	[31:24]	8'h0	r/w	CAL_DLL_EOM_GMSEL_R1_LANE[7:0]	Rx DLL EOM Gmsel Rate 1 Calibration Result.	
	[23:16]	8'h0	r/w	CAL_DLL_EOM_GMSEL_R0_LANE[7:0]	Rx DLL EOM Gmsel Rate 0 Calibration Result.	
	[15:8]	8'h0	r/w	CAL_VDDA_DLL_SEL_R1_LANE[7:0]	Rx VDDA DLL Sel Rate 1 Calibration Result.	
	[7:0]	8'h0	r/w	CAL_VDDA_DLL_SEL_R0_LANE[7:0]	Rx VDDA DLL Sel Rate 0 Calibration Result.	
						
	# addr = 0x601c			CAL_SAVE_DATA6_LANE	Calibration Result 6	
	[31:24]	8'h0	r/w	CAL_DLL_GMSEL_R1_LANE[7:0]	Rx DLL Gmsel Rate 1 Calibration Result.	
	[23:16]	8'h0	r/w	CAL_DLL_GMSEL_R0_LANE[7:0]	Rx DLL Gmsel Rate 0 Calibration Result.	
	[15:8]	8'h0	r/w	RESERVED		
	[7:0]	8'h0	r/w	CAL_DLL_CMP_OFFSET_LANE[7:0]	Rx DLL Comparator Calibration Result.	
						
	# addr = 0x6020			CAL_SAVE_DATA7_LANE	Calibration Result 7	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	CAL_ALIGN90_DUMMY_CLK_R1_LANE	Align90 Dummy Clock Rate 1 Calibration Result.	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	CAL_ALIGN90_DUMMY_CLK_R0_LANE	Align90 Dummy Clock Rate 0 Calibration Result.	
	[15:8]	8'h0	r/w	CAL_ALIGN90_DAC_R1_LANE[7:0]	Align90 DAC Rate 1 Calibration Result.	
	[7:0]	8'h0	r/w	CAL_ALIGN90_DAC_R0_LANE[7:0]	Align90 DAC Rate 0 Calibration Result.	
						
	# addr = 0x6024			CAL_SAVE_DATA8_LANE	Calibration Result 8	
	[31:24]	0	r/w	CAL_VDDA_DLL_EOM_SEL_R1_LANE[7:0]	VDDA DLL EOM Sel Rate 1 Calibration Result.	
	[23:16]	8'h0	r/w	CAL_VDDA_DLL_EOM_SEL_R0_LANE[7:0]	VDDA DLL EOM Sel Rate 0 Calibration Result.	
	[15:8]	8'h0	r/w	CAL_ALIGN90_GM_R1_LANE[7:0]	Rx ALIGN90 Gm Rate 1 Calibration Result.	
	[7:0]	8'h0	r/w	CAL_ALIGN90_GM_R0_LANE[7:0]	Rx ALIGN90 Gm Rate 0 Calibration Result.	
						
	# addr = 0x6028			CAL_SAVE_DATA9_LANE	Calibration Result 9	
	[31:24]	8'h0	r/w	CAL_RX_IMP_LANE[7:0]	Rx Impedance Calibration Result.	
	[23:16]	8'h0	r/w	CAL_ALIGN90_CMP_OFFSET_LANE[7:0]	ALIGN90 Calibration Compartor Offset Result.	
	[15:8]	8'h0	r/w	CAL_TXDCC_CNT_R1_LANE[7:0]	Tx DCC Rate 1 Calibration Result.	
	[7:0]	8'h0	r/w	CAL_TXDCC_CNT_R0_LANE[7:0]	Tx DCC Rate 0 Calibration Result.	
						
	# addr = 0x602c			CAL_SAVE_DATA10_LANE	Calibration Result 10	
	[31:24]	8'h0	r/w	CAL_TXIMP_TUNEP0_LANE[7:0]	Tx Impedance Cal Result For PMOS Side.	
	[23:16]	8'h0	r/w	CAL_TXIMP_TUNEP_LANE[7:0]	Tx Impedance Cal Result For PMOS Side.	
	[15:8]	8'h0	r/w	CAL_TXIMP_TUNEN0_LANE[7:0]	Tx Impedance Cal Result For NMOS Side.	
	[7:0]	8'h0	r/w	CAL_TXIMP_TUNEN_LANE[7:0]	Tx Impedance Cal Result For NMOS Side.	
						
	# addr = 0x6030			CAL_SAVE_DATA11_LANE	Calibration Result 11	
	[31:24]	8'h0	r/w	CAL_OFST_F1N_D_O_LANE[7:0]	Sampler Cal Result For Odd F1N Data Sampler.	
	[23:16]	8'h0	r/w	CAL_OFST_F1P_D_O_LANE[7:0]	Sampler Cal Result For Odd F1P Data Sampler.	
	[15:8]	8'h0	r/w	CAL_OFST_F1N_D_E_LANE[7:0]	Sampler Cal Result For Even F1N Data Sampler.	
	[7:0]	8'h0	r/w	CAL_OFST_F1P_D_E_LANE[7:0]	Sampler Cal Result For Even F1P Data Sampler.	
						
	# addr = 0x6034			CAL_SAVE_DATA12_LANE	Calibration Result 12	
	[31:24]	8'h0	r/w	CAL_OFST_F1N_S_O_LANE[7:0]	Sampler Cal Result For Odd F1N Data Sampler.	
	[23:16]	8'h0	r/w	CAL_OFST_F1P_S_O_LANE[7:0]	Sampler Cal Result For Odd F1P Data Sampler.	
	[15:8]	8'h0	r/w	CAL_OFST_F1N_S_E_LANE[7:0]	Sampler Cal Result For Even F1N Data Sampler.	
	[7:0]	8'h0	r/w	CAL_OFST_F1P_S_E_LANE[7:0]	Sampler Cal Result For Even F1P Data Sampler.	
						
	# addr = 0x6038			CAL_SAVE_DATA13_LANE	Calibration Result 13	
	[31:24]	8'h0	r/w	CAL_TXDCC_PDIV_CNT_R1_LANE[7:0]	Tx DCC PDIV Rate 1 Calibration Result.	
	[23:16]	8'h0	r/w	CAL_TXDCC_PDIV_CNT_R0_LANE[7:0]	Tx DCC PDIV Rate 0 Calibration Result.	
	[15:8]	8'h0	r/w	CAL_OFST_EDGE_O_LANE[7:0]	Sampler Cal Result For Odd Edge Sampler.	
	[7:0]	8'h0	r/w	CAL_OFST_EDGE_E_LANE[7:0]	Sampler Cal Result For Even Edge Sampler.	
						
	# addr = 0x603c			CAL_SAVE_DATA14_LANE	Calibration Result 14	
	[31:24]	8'h0	r/w	CAL_SAMPLER_RES_LANE[7:0]	Sampler Resolution Result.	
	[23:16]	8'h0	r/w	RESERVED		
	[15:8]	8'h0	r/w	CAL_SQ_THRESH_LANE[7:0]	Squelch Calibration Threshold Result.	
	[7:0]	8'h0	r/w	CAL_SQ_OFFSET_LANE[7:0]	Squelch Calibration Offset Result.	
						
	# addr = 0x6040			CAL_SAVE_DATA15_LANE	Calibration Result 15	
	[31:24]	8'h0	r/w	CAL_SELLV_TXDATA_R1_LANE[7:0]	Txdetect Calibration Rate 1 Result.	
	[23:16]	8'h0	r/w	CAL_SELLV_TXDATA_R0_LANE[7:0]	Txdetect Calibration Rate 0 Result.	
	[15:8]	8'h0	r/w	CAL_SELLV_TXCLK_R1_LANE[7:0]	Txclk Calibration Rate 1 Result.	
	[7:0]	8'h0	r/w	CAL_SELLV_TXCLK_R0_LANE[7:0]	Txclk Calibration Rate 0 Result.	
						
	# addr = 0x6044			CAL_SAVE_DATA16_LANE	Calibration Result 16	
	[31:24]	8'h0	r/w	CAL_SELLV_RXDATACLK_R1_LANE[7:0]	SELLV_Rxdataclk Calibration Rate 1 Result.	
	[23:16]	8'h0	r/w	CAL_SELLV_RXDATACLK_R0_LANE[7:0]	SELLV_Rxdataclk Calibration Rate 0 Result.	
	[15:8]	8'h0	r/w	CAL_SELLV_TXPRE_R1_LANE[7:0]	SELLV_Txpre Calibration Rate 1 Result.	
	[7:0]	8'h0	r/w	CAL_SELLV_TXPRE_R0_LANE[7:0]	SELLV_Txpre Calibration Rate 0 Result.	
						
	# addr = 0x6048			CAL_SAVE_DATA17_LANE	Calibration Result 17	
	[31:24]	8'h0	r/w	CAL_SELLV_RXSAMPLER_R1_LANE[7:0]	SELLV_Rxsampler Calibration Rate 1 Result.	
	[23:16]	8'h0	r/w	CAL_SELLV_RXSAMPLER_R0_LANE[7:0]	SELLV_Rxsampler Calibration Rate 0 Result.	
	[15:8]	8'h0	r/w	CAL_SELLV_RXEOMCLK_R1_LANE[7:0]	SELLV_Rxeomclk Calibration Rate 1 Result.	
	[7:0]	8'h0	r/w	CAL_SELLV_RXEOMCLK_R0_LANE[7:0]	SELLV_Rxeomclk Calibration Rate 0 Result.	
						
	# addr = 0x604c			trx_train_if_timers1_lane		
	[31:24]	8'h03	r/w	tx_train_status_det_timer_lane[7:0]	Status Detection Maximum Time.	internal
					Unit is 0.5ms, use (n+1)/2 ms.	
	[23:16]	8'h1	r/w	TX_TRAIN_FRAME_DET_TIMER_LANE[7:0]	Framemarker Detection Maximum Wait During Trx Training.	
					Unit is 0.5ms, timeout duration is (n+1)*0.5ms.	
	[15:0]	16'h3e8	r/w	RX_TRAIN_TIMER_LANE[15:0]	Rx Train Maximum Time.	
					Unit is 1ms.	
						
	# addr = 0x6050			trx_train_if_timers2_lane		
	[31:16]	16'h0	r/w	RESERVED		
	[15:0]	16'h3e8	r/w	TRX_TRAIN_TIMER_LANE[15:0]	Tx Trainning Maximum Time.	
					Unit is 1ms.	
						
	# addr = 0x6054			trx_train_if_timers_enable_lane		
	31	1'b1	r/w	tx_train_status_det_timer_enable_lane	Tx Train Status Detection Timeout Enable.	internal
	30	1'b1	r/w	RX_TRAIN_TIMER_ENABLE_LANE	Rx Train Timeout Enable.	
	29	1'b1	r/w	TX_TRAIN_TIMER_ENABLE_LANE	Tx Train Timeout Enable.	
	28	1'b1	r/w	TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE	Tx Train Frame Detection Timeout Enable.	
	27	1'b0	r/w	frame_lock_sel_timeout_lane	Frame Lock Select Timeout Signals.	internal
					0: Use internal generated frame lock signal to start TRx train frame detection timers.	
					1: Use PIN_Tx_TRAIN_ENABLE as frame_lock to start TRx train frame detection timers.	
	26	0	r	tx_train_status_det_timeout_int_lane	Tx Train Status Detect Timeout Out Indicator From MCU	internal
	[25:0]	0	r/w	RESERVED		
						
	# addr = 0x6058			dfe_control_0		
	[31:24]	8'h0	r/w	ini_phase_train_offset_2c_lane[7:0]	Initial Phase Train Offset For PCIe	internal
	[23:16]	8'h0	r	dfe_force_zero_lane[7:0]	Firmware Use Only.	internal
	[15:0]	16'h10	r/w	dfe_adapt_lp_num_load1_lane[15:0]	DFE Adapt Loop Number Load Value1 During Training (Value+1).	internal
						
	# addr = 0x605c			dfe_control_1		
	[31:24]	8'hc	r/w	phase_adapt_temp_thr_lane[7:0]	Phase Adapt  Temperature Enable Threshold (5 Degree = 12 Code)	internal
	23	1'b0	r/w	rx_train_only_dfe_lane	Run Rx Train Only DFE Mode For Debug	internal
	22	1'h0	r/w	sq_auto_train_lane	SQ Auto TxTrain Enable	internal
	21	1'h0	r/w	phase_adapt_temp_auto_en_lane	Phase Adapt Auto Eanble By Phase Adapt Temperature Threshold(phase_adapt_temp_thr)	internal
	20	1'h0	r	phase_adapt_sat_detect_lane	Detected F0/F1 Saturation During Phase Adapt	internal
	19	1'h0	r/w	dfe_init_reg_lane	Decision Feedback Equalization (DFE) Initial Register.	internal
					0: DFE uses the F0-F5 values from the previous training result	
					1: DFE uses the default values for F0-F5	
					This control selects which DFE tap values are used as a starting point after PIN_RX_INIT is pulsed. Pulsing PIN_RX_INIT starts the initialization state machines for the receiver that locks the CDR, and trains the DFE.	
	18	1'h1	r/w	gain_train_init_en_lane	Gain Train Init Enable	internal
	17	1'h1	r/w	gain_train_end_en_lane	Gain Train Init Enable	internal
	16	0	r/w	bypass_rxtrain_lane	Force Bypass RxTrain During TxTrain For Test	internal
	15	0	r/w	force_phase_train_offset_en_lane	Force Phase Train Result To FORCE_PHASE_TRAIN_OFFSET_2C_LANE[7:0] For Test	internal
	14	0	r/w	skip_cdr_midpoint_lane	Skip CDR Midpoint In Phase Train For Debug 	internal
	[13:8]	6'h0	r/w	ESM_VOLTAGE_LANE[5:0]	Eye Shape Monitor Voltage Value	
	7	1'b0	r	dfe_cal_done_lane	DFE Adaptation Calculation Done Indicator From MCU	internal
	6	1'b0	r/w	dfe_dbg_step_lane	DFE Debug Step By Step	internal
	5	1'b0	r/w	RESERVED		
	4	1'b0	r/w	EOM_DFE_CALL_LANE	DFE Call Enable For Eye Shape Monitor	
	3	1'b0	r/w	EOM_READY_LANE	Eye Monitor Drawing Ready 	
	2	1'b0	r	f0d_measure_done_lane	F0d Measure Done For Debug Only	internal
	1	1'b0	r/w	skip_cdr_maxf0p_lane	Skip CDR MAX F0P During Phase Train For Debug 	internal
	0	0	r/w	skip_dfe_adapt_cdr_midpoint_lane	Skip DFE Adapt During CDR Midpoint In Phase Train For Debug 	internal
						
	# addr = 0x6060			dfe_control_2		
	[31:24]	8'h0	r/w	adapt_slicer_en_lane[7:0]	DFE Slicer Sampler Enable For DFE Only Mode	internal
	[23:16]	8'h0	r/w	adapt_data_en_lane[7:0]	DFE Data Sampler Enable For DFE Only Mode	internal
	[15:8]	8'h0	r	adapt_phase_offset_data_2c_lane[7:0]	Adapted Phase Offset Data After Phase Adaptation For Test.	internal
	[7:0]	8'h0	r/w	edge_sampler_adj_lane[7:0]	Edge Sampler Adjust Size 	internal
					0 : Disable	
					1 : 1/2 times of Sampler changes	
					2: 1 times of Sampler changes	
					3: 2 times of Sampler Changes	
					All others : NA	
						
	# addr = 0x6064			dfe_control_3		
	[31:24]	8'h0	r/w	opt_phase_offset_normal_lane[7:0]	Optinum Phase Offset Data In Normal Mode.	internal
	[23:16]	8'h0	r/w	cal_phase_lane[7:0]	Align90_Ref Calibration Save For Current PLL Rate.	internal
	[15:8]	8'h0	r/w	cal_eom_dpher_lane[7:0]	EOM Align Calibration Save For Current PLL Rate.	internal
	7	1'h0	r/w	train_use_s_lane	Enable Train Use Slice Clock Path.	internal
	6	1'h0	r/w	train_use_d_lane	Enable Train Use Data Clock Path.	internal
	[5:4]	2'h0	r/w	train_ph_control_mode_lane[1:0]	Train Phase Control Mode.	internal
	3	1'h1	r/w	TX_TRAIN_P2P_HOLD_LANE	TX Train Peak To Peak Hold Enable	
	2	0	r/w	dfe_dbg_step_mode_lane	DFE Debug Step By Step Mode Enable	internal
	1	0	r/w	force_phase_offset_data_en_lane	Force Phase Offset Data Enable For Debug Only	internal
	0	0	r/w	f0d_accap_sel_refclk_lane	Select ACCAP To REFCLK Path During F0d Measurement	internal
						
	# addr = 0x6068			dfe_control_4		
	[31:24]	8'h0	r/w	train_f0b_lane[7:0]	Train F0b	internal
	[23:16]	8'h0	r/w	train_f0a_max_lane[7:0]	Tran_F0a Max.	internal
	[15:8]	8'h0	r/w	train_f0a_lane[7:0]	Train F0a.	internal
	[7:0]	8'h0	r	train_f0d_lane[7:0]	Train F0d For Debug.	internal
						
	# addr = 0x606c			dfe_control_5		
	31	0	r/w	FAST_DFE_TIMER_EN_LANE	Fast DFE Timer Enable.	
	30	0	r/w	EYE_CHECK_BYPASS_LANE	Eye Check Bypass Enable.	
	[29:24]	6'h3f	r/w	thre_excellent_lane[5:0]	DFE Level Check Threshold For Excellent.	internal
	23	1'b0	r/w	maxeo_adapt_normal_mode_en_lane	Enable MAXEO Mode DFE Algorithm In Normal Mode After RxTrain	internal
	22	1'h0	r/w	pattern_protect_en_lane	Enable Pattern Protection	internal
	21	1'h0	r	eom_phase_ui_align_failed_lane	Debug For During Phase Adapt	internal
	20	1'h0	r/w	ctle_set_sel_lane	Select CAP Table	internal
	19	1'h0	r/w	phase_adapt_ui_align_skip_lane	UI Align Skip Enable During Phase Adapt	internal
	[18:16]	3'h1	r/w	thre_poor_lane[2:0]	DFE Level Check Threshold For Poor.	internal
	15	1'b1	r/w	CDRPHASE_OPT_EN_LANE	CDR Phase OPT Enable.	
	14	1'b0	r/w	saturate_disable_lane	DFE Saturate Disable.	internal
	13	0	r/w	phase_control_func_en_lane	Enable Call Phase Control Function During RxTrain DFE Only Mode	internal
	[12:8]	5'h2	r/w	THRE_GOOD_LANE[4:0]	DFE Level Check Threshold For Good.	
	7	1'h0	r/w	f1_align_skip_lane	EOM F1 Aligment Skip	internal
	6	1'b0	r/w	phase_adapt_mode_lane	1=Enable Eye Height Phase Adapt Mode, 0=Enable Eye Width Phase Adapt Mode	internal
	5	1'b0	r/w	phase_adapt_enable_lane	1=Enable Phase Adapt	internal
	4	1'b0	r/w	dfe_adapt_normal_soft_cont_en_lane	1=Enable Software Contious Mode 	internal
	3	1'b0	r/w	dfe_adapt_normal_force_skip_lane	1=Disable DFE Adaptation During Normal Mode	internal
	2	1'b0	r/w	TX_NO_INIT_LANE	No TX Init During TxTrain	
	1	1'b0	r/w	RX_NO_INIT_LANE	No RX Init During RxTrain	
	0	1'b0	r/w	ckfw_en_lane	Enable ACCap CKFW Clock During Normal Mode	internal
						
	# addr = 0x6070			train_control_0		
	[31:24]	8'h9	r/w	midpoint_large_thres_k_lane[7:0]	MIDPOINT_LARGE_THRES_K For Debug	internal
	[23:16]	8'h2	r/w	midpoint_large_thres_c_lane[7:0]	MIDPOINT_LARGE_THRES_C For Debug	internal
	[15:8]	8'h8	r/w	midpoint_small_thres_k_lane[7:0]	MIDPOINT_SMALL_THRES_K For Debug	internal
	[7:0]	8'h0	r/w	midpoint_small_thres_c_lane[7:0]	MIDPOINT_SMALL_THRES_C For Debug	internal
						
	# addr = 0x6074			train_control_1		
	[31:24]	8'h0	r/w	sumf_boost_target_k_lane[7:0]	SUMF_BOOST_TARGET_K For Debug	internal
	[23:16]	8'h0	r/w	sumf_boost_target_c_lane[7:0]	SUMF_BOOST_TARGET_C For Debug	internal
	[15:8]	8'h0	r/w	midpoint_phase_os_lane[7:0]	MIDPOINT_PHASE_OS For Debug	internal
	[7:0]	8'h0	r/w	ini_phase_offset_lane[7:0]	Initial Phase Offset In Rx_Train Init For Debug	internal
						
	# addr = 0x6078			train_control_2		
	[31:28]	4'h4	r/w	rx_rxffe_r_ini_lane[3:0]	RX_RXFFE_R_INI	internal
	[27:24]	4'h4	r/w	rxffe_r_gain_train_lane[3:0]	RXFFE_R_GAIN_TRAIN	internal
	23	1'h0	r/w	TX_ADAPT_G0_EN_LANE	1-Enable TX FFE Adapt G0	
	22	1'h0	r/w	TX_ADAPT_GN1_EN_LANE	1-Enable TX FFE Adapt GN1	
	21	1'h0	r/w	TX_ADAPT_G1_EN_LANE	1-Enable TX FFE Adapt G1	
	20	1'h0	r	remote_multi_rsv_coe_req_err_int_lane	TX TRAIN IF Remote Control Multi Reserved Coeffient Request Error	internal
	19	1'h0	r	tx_train_remote_pattern_error_int_lane	TX TRAIN Remote Control Pattern Error Detected 	internal
	18	1'h0	r/w	ESM_EN_LANE	1-Enable EOM_EN	
	17	1'h0	r	tx_train_frame_lock_det_fail_int_lane	TX Train Frame Lock Detect Fail Indicator From MCU For Ethernet Mode	internal
	16	1'b1	r/w	esm_path_sel_lane	1-Select EOM Slice Path, 0-Select EOM Data Path	
	15	1'b0	r	tx_train_fail_int_lane	TX Train Fail Indicator From MCU	internal
	14	1'b0	r	tx_train_complete_int_lane	TX Train Complete Indicator From MCU	internal
	[13:10]	4'hc	r/w	esm_dfe_adapt_splr_en_lane[3:0]	DFE Adapt Sampler Enable During EOM Draw	
	[9:0]	10'h0	r/w	ESM_PHASE_LANE[9:0]	Eye Shape Monitor Phase Value(-512 ~ +512)	
						
	# addr = 0x607c			rpta_config_0		
	[31:24]	8'h0	r/w	eom_clk_offset_2c_lane[7:0]	EOM Adapt Initial Offset For Debug	internal
	[23:16]	8'h7	r/w	eom_adapt_step_size_lane[7:0]	EOM Adapt Step Size For EOM Clock Alignment	internal
	[15:0]	16'h400	r/w	eom_conv_num_lane[15:0]	Number Of EOM Converge 	internal
						
	# addr = 0x6080			rpta_config_1		
	[31:24]	8'h4	r/w	ph_conv_num_lane[7:0] 	Number Of Data Clock Phase Converge	internal
	[23:16]	8'h6	r/w	ph_adapt_step_size_lane[7:0] 	Data Path Adapt Step Size	internal
	[15:8]	8'h4	r/w	f0d_thre_lane[7:0]	F0d Threshold For Data Path Adapt	internal
	[7:0]	8'h0	r/w	data_clk_offset_2c_lane[7:0]	Data Path Adapt Initial Offset For Debug	internal
						
	# addr = 0x6084			train_para_0	Train Parameters 0	
	[31:24]	8'h0	r/w	train_ph_os_data_2c_lane[7:0]	Phase_Offset_Data Input For Phase Control Function Test	internal
	[23:16]	8'h0	r/w	train_ph_os_esm_2c_lane[7:0]	Phase_Offset_ESM Input For Phase Control Function Test	internal
	[15:8]	8'h0	r	avg_f1_lane[7:0]	Phase Train Adv Clock Alignment F1 Average For Test	internal
	[7:0]	8'hfc	r/w	tx_gn1_midpoint_index_os_lane[7:0]	TX GN1 Midpoint Index Offset 	internal
						
	# addr = 0x6088			cal_ctrl3_lane	Calibration Control Lane 3	
	[31:24]	8'h0	r	eye_left_2c_lane[7:0]	Phase Train Eye Right Phase Offset Result For Test	internal
	[23:16]	8'h0	r	eye_right_2c_lane[7:0]	Phase Train Eye Left Phase Offset Reseult For Test	internal
	[15:8]	8'h0	r	eye_mid_2c_lane[7:0]	Phase Train Eye Midpoint Phase Offset Reseult For Test	internal
	[7:1]	0	r/w	RESERVED		
	0	0	r	align90_comp_done_lane	Rx Align90 Comparator Calibration Done.	internal
					0: Rx align90 comparator calibration is in progress or has not started. 	
					1: Rx align90 comparator calibration is done.	
						
	# addr = 0x608c			dfe_test_0		
	[31:24]	8'h10	r/w	dfe_adapt_lp_num_dtl_lane[7:0]	DFE_ADAPT_LP_NUM For CDS DTL  	internal
	[23:16]	8'h10	r/w	dfe_adapt_lp_num_f0a_lane[7:0]	DFE_ADAPT_LP_NUM For CDS DFE Adapt F0A	internal
	[15:8]	8'h0a	r/w	dfe_adapt_lp_num_corase_lane[7:0]	DFE_ADAPT_LP_NUM For CDS DFE Adapt CORASE	internal
	[7:0]	8'h3	r/w	dfe_adapt_lp_num_fine_lane[7:0]	DFE_ADAPT_LP_NUM For CDS DFE Adapt FINE	internal
						
	# addr = 0x6090			dfe_test_1		
	[31:24]	8'h2	r/w	dfe_adapt_lp_num_accu_lane[7:0]	DFE_ADAPT_LP_NUM For CDS DFE Adapt ACCU	internal
	[23:16]	8'h10	r/w	dfe_adapt_lp_num_ofst_lane[7:0]	DFE_ADAPT_LP_NUM For CDS DFE Adapt OFST	internal
	[15:8]	8'h2	r/w	dfe_adapt_lp_num_f0b_fine_lane[7:0]	DFE_ADAPT_LP_NUM For CDS DFE Adapt F0B FINE	internal
	[7:0]	8'h6	r/w	dfe_adapt_lp_num_f0d_fine_lane[7:0]	DFE_ADAPT_LP_NUM For CDS DFE Adapt F0D FINE	internal
						
	# addr = 0x6094			dfe_test_4		
	[31:24]	8'h0	r/w	pol_tb_lp_num_dtl_lane[7:0]	POL_TB_LP_NUM For CDS DTL	internal
	[23:16]	8'h8	r/w	pol_tb_lp_num_f0a_lane[7:0]	POL_TB_LP_NUM For CDS DFE Adapt F0A 	internal
	[15:8]	8'h1	r/w	pol_tb_lp_num_corase_lane[7:0]	POL_TB_LP_NUM For CDS DFE Adapt CORASE 	internal
	[7:0]	8'h2	r/w	pol_tb_lp_num_fine_lane[7:0]	POL_TB_LP_NUM For CDS DFE Adapt FINE 	internal
						
	# addr = 0x6098			dfe_test_5		
	[31:24]	8'h4	r/w	pol_tb_lp_num_accu_lane[7:0]	POL_TB_LP_NUM For CDS DFE Adapt ACCU 	internal
	[23:16]	8'h2	r/w	pol_tb_lp_num_ofst_lane[7:0]	POL_TB_LP_NUM For CDS DFE Adapt OFST 	internal
	[15:8]	8'h8	r/w	pol_tb_lp_num_f0b_fine_lane[7:0]	POL_TB_LP_NUM For CDS DFE Adapt F0B FINE	internal
	[7:0]	8'h4	r/w	pol_tb_lp_num_f0d_fine_lane[7:0]	POL_TB_LP_NUM For CDS DFE Adapt F0D FINE	internal
						
	# addr = 0x609c			train_save_data1_lane	train Result 11	
	[31:24]	8'h0	r/w	train_ofst_f1n_d_o_lane[7:0]	Sampler Train Result For Odd F1N Data Sampler.	internal
	[23:16]	8'h0	r/w	train_ofst_f1p_d_o_lane[7:0]	Sampler Train Result For Odd F1P Data Sampler.	internal
	[15:8]	8'h0	r/w	train_ofst_f1n_d_e_lane[7:0]	Sampler Train Result For Even F1N Data Sampler.	internal
	[7:0]	8'h0	r/w	train_ofst_f1p_d_e_lane[7:0]	Sampler Train Result For Even F1P Data Sampler.	internal
						
	# addr = 0x60a0			train_save_data2_lane	train Result 12	
	[31:24]	8'h0	r/w	train_ofst_f1n_s_o_lane[7:0]	Sampler Train Result For Odd F1N Data Sampler.	internal
	[23:16]	8'h0	r/w	train_ofst_f1p_s_o_lane[7:0]	Sampler Train Result For Odd F1P Data Sampler.	internal
	[15:8]	8'h0	r/w	train_ofst_f1n_s_e_lane[7:0]	Sampler Train Result For Even F1N Data Sampler.	internal
	[7:0]	8'h0	r/w	train_ofst_f1p_s_e_lane[7:0]	Sampler Train Result For Even F1P Data Sampler.	internal
						
	# addr = 0x60a4			train_save_data3_lane	train Result 13	
	[31:24]	8'h0	r/w	rpta_f0d_offset_lane[7:0]	F0d Offset From MAX_F0D(2) And MIN_F0D(1) For Real Time Phase Adaptation, Debug Only	internal
	[23:16]	8'h0	r/w	cdr_step_num_lane[7:0]	2^Number Of CDR_Midpoint Loop In Phase Train For Test	internal
	[15:8]	8'h0	r/w	train_ofst_edge_o_lane[7:0]	Sampler Train Result For Odd Edge Sampler.	internal
	[7:0]	8'h0	r/w	train_ofst_edge_e_lane[7:0]	Sampler Train Result For Even Edge Sampler.	internal
						
	# addr = 0x60a8			dfe_control_6		
	[31:28]	4'hf	r/w	rx_rxffe_c_ini_lane[3:0]	RX_RXFFE_C_INI For Train Debug	internal
	[27:24]	4'h4	r/w	rxffe_c_gain_train_lane[3:0]	RXFFE_C_GAIN_TRAIN For Train Debug	internal
	[23:22]	2'h3	r/w	force_dfe_res_f0_lane[1:0]	Force DFE RES F0 Value For Train Debug	internal
	21	0	r/w	rx_cap_final_adjust_en_lane	RX_CAP_FINAL_ADJUST_EN For Train Debug	internal
	20	1	r/w	adjust_ffe_r2_lane	ADJUST_FFE_R2 For Train Debug	internal
	19	1	r/w	dfe_isi_res_adapt_en_lane	DFE_ISI_RES_ADAPT_EN For Train Debug	internal
	18	0	r/w	ofst_dis_lane	Forced To Disable OFST Adapt In CDS For Train Debug	internal
	17	0	r/w	force_ini_phase_offset_en_lane	Forced To Enable Initial Phase Adaptation Phase Offset For Train Debug	internal
	16	0	r/w	ofst_align_adv_clk_align_en_lane	Use OFST Alignment During Advanced Clock Alignment For Train Debug	internal
	[15:8]	8'h0	r/w	RESERVED		
	[7:2]	0	r/w	RESERVED		
	1	0	r/w	sumftap_en_1_lane	SUMFTAP_EN_1 For Train Debug	internal
	0	0	r/w	RESERVED		
						
	# addr = 0x60ac			train_para_1	Train Parameters 1	
	[31:24]	8'h4	r/w	pcie_gn1_step_num_lane[7:0]	PCIe GN1 Decrese Step Number For Train Test	internal
	[23:16]	8'h5	r/w	pcie_gn1_fn1_thre_lane[7:0]	PCIe GN1 Step Number For Train Test	internal
	[15:8]	8'h0	r/w	ini_phase_adapt_offset_2c_lane[7:0]	Forced Initail Phase Adapt Phase Offset From Cal_align90 For Test, It is valid when INI_PHASE_ADAPT_OFFSET_2C_LANE=1 For Train Debug	internal
	[7:0]	8'h0	r/w	force_phase_train_offset_2c_lane[7:0]	Forced Phase Train Phase Offset From Cal_align90 For Test, It is valid when FORCE_PHASE_TRAIN_OFFSET_EN_LANE=1 For Train Debug	 
						
	# addr = 0x60b0			dfe_control_7		
	[31:24]	8'h4	r/w	dfe_adapt_lp_num_f0b_accu_lane[7:0]	DFE_ADAPT_LP_NUM For CDS DFE Adapt F0B ACCU	internal
	[23:16]	8'h4	r/w	pol_tb_lp_num_f0b_accu_lane[7:0]	POL_TB_LP_NUM For CDS DFE Adapt F0B ACCU	internal
	[15:8]	8'h0	r/w	cli_cmd_lane[7:0]	CLI Command For Test	internal
	[7:5]	0	r/w	RESERVED		
	4	0	r/w	bypass_dfe_hang_check_lane	Bypass DFE Hang Check Timeout	internal
	3	0	r/w	f1_adj_en_lane	F1/OFST Adjust During EOM Alignment In Real Time Phase Adaptation	internal
	2	0	r/w	force_cds_state_lane	CDR DFE SCHEME State Force Control For Test (0=Train, 1=Normal)	internal
	1	0	r/w	force_cds_ctrl_en_lane	CDR DFE SCHEME Step Force Control Enable For Test	internal
	0	0	r/w	cli_start_lane	CLI Start For Test	internal
						
	# addr = 0x60b4			dfe_control_8		
	[31:24]	8'h8	r/w	dfe_adapt_lp_num_f0d_coarse_lane[7:0]	DFE_ADAPT_LP_NUM For CDS DFE Adapt F0D COARSE	internal
	[23:16]	8'h2	r/w	pol_tb_lp_num_f0d_coarse_lane[7:0]	POL_TB_LP_NUM For CDS DFE Adapt F0D ACCU COARSE	internal
	[15:0]	16'h0	r/w	force_cds_ctrl_lane[15:0]	CDR DFE SCHEME Step Force Control For Test 	internal
					[0] reset_bypass	
					[1] coarse_dtl_bypass  	
					[2] phase_move_with_dfe_en	
					[3] ee_os_adapt_en (Not Used)	  
					[4] dfe_adapt_en	
					[5] dfe_adapt_f0a_en  	
					[6] coarse_dfe_en	
					[7] dis_adapt_f1	
					[8] fine_dfe_en	
					[9] accu_dfe_en 	
					[10] f0b_adapt_en	
					[11] f0d_adapt_en	
					[12] vh_eo_mode REG	
					[13] eye_check_bypass 	
					[14] ofst_adapt_en	
					[15] lock_dfe_on	
						
	# addr = 0x60b8			dfe_control_9		
	[31:24]	8'h0	r/w	save_f0d_f1p_s_e_lane[7:0]	DFE F0D_F1P_S_E Save For Test 	internal
	[23:16]	8'h0	r/w	save_f0d_f1n_s_e_lane[7:0]	DFE F0D_F1N_S_E Save For Test	internal
	[15:8]	8'h0	r/w	save_f0d_f1p_s_o_lane[7:0]	DFE F0D_F1P_S_O Save For Test	internal
	[7:0]	8'h0	r/w	save_f0d_f1n_s_o_lane[7:0]	DFE F0D_F1N_S_O Save For Test	internal
						
	# addr = 0x60bc			dfe_control_10		
	[31:24]	8'h0	r/w	save_f0d_f1p_d_e_lane[7:0]	DFE F0D_F1P_D_E Save For Test 	internal
	[23:16]	8'h0	r/w	save_f0d_f1n_d_e_lane[7:0]	DFE F0D_F1N_D_E Save For Test	internal
	[15:8]	8'h0	r/w	save_f0d_f1p_d_o_lane[7:0]	DFE F0D_F1P_D_O Save For Test	internal
	[7:0]	8'h0	r/w	save_f0d_f1n_d_o_lane[7:0]	DFE F0D_F1N_D_O Save For Test	internal
						
	# addr = 0x60c0			dfe_control_11		
	[31:24]	8'h0	r/w	save_f0b_f1p_s_e_lane[7:0]	DFE F0b_F1P_S_E Save For Test 	internal
	[23:16]	8'h0	r/w	save_f0b_f1n_s_e_lane[7:0]	DFE F0b_F1N_S_E Save For Test	internal
	[15:8]	8'h0	r/w	save_f0b_f1p_s_o_lane[7:0]	DFE F0b_F1P_S_O Save For Test	internal
	[7:0]	8'h0	r/w	save_f0b_f1n_s_o_lane[7:0]	DFE F0b_F1N_S_O Save For Test	internal
						
	# addr = 0x60c4			dfe_control_12		
	[31:24]	8'h0	r/w	save_f0b_f1p_d_e_lane[7:0]	DFE F0b_F1P_D_E Save For Test 	internal
	[23:16]	8'h0	r/w	save_f0b_f1n_d_e_lane[7:0]	DFE F0b_F1N_D_E Save For Test	internal
	[15:8]	8'h0	r/w	save_f0b_f1p_d_o_lane[7:0]	DFE F0b_F1P_D_O Save For Test	internal
	[7:0]	8'h0	r/w	save_f0b_f1n_d_o_lane[7:0]	DFE F0b_F1N_D_O Save For Test	internal
						
	# addr = 0x60c8			dfe_control_13		
	[31:24]	8'h0	r/w	save_f0a_f1p_s_e_lane[7:0]	DFE F0a_F1P_S_E Save For Test 	internal
	[23:16]	8'h0	r/w	save_f0a_f1n_s_e_lane[7:0]	DFE F0a_F1N_S_E Save For Test	internal
	[15:8]	8'h0	r/w	save_f0a_f1p_s_o_lane[7:0]	DFE F0a_F1P_S_O Save For Test	internal
	[7:0]	8'h0	r/w	save_f0a_f1n_s_o_lane[7:0]	DFE F0a_F1N_S_O Save For Test	internal
						
	# addr = 0x60cc			dfe_control_14		
	[31:24]	8'h0	r/w	save_f0a_f1p_d_e_lane[7:0]	DFE F0a_F1P_D_E Save For Test 	internal
	[23:16]	8'h0	r/w	save_f0a_f1n_d_e_lane[7:0]	DFE F0a_F1N_D_E Save For Test	internal
	[15:8]	8'h0	r/w	save_f0a_f1p_d_o_lane[7:0]	DFE F0a_F1P_D_O Save For Test	internal
	[7:0]	8'h0	r/w	save_f0a_f1n_d_o_lane[7:0]	DFE F0a_F1N_D_O Save For Test	internal
						
	# addr = 0x60d0			dfe_control_15		
	[31:24]	8'h0	r	eye_left_rtpa_2c_lane[7:0]	RTPA Eye Right Phase ESM Offset Result For Test	internal
	[23:16]	8'h0	r	eye_right_rtpa_2c_lane[7:0]	RTPA Eye Left Phase ESM Offset Reseult For Test	internal
	[15:8]	8'h0	r	eye_mid_rtpa_2c_lane[7:0]	RTPA Eye Midpoint Phase ESM Offset Reseult For Test	internal
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x60d4			cds_ctrl_reg0		
	[31:24]	0	r/w	cds_err_code_lane[7:0]	CDS Error Code	internal
	[23:16]	0	r/w	cds_state_lane[7:0]	CDS State	internal
	[15:6]	0	r/w	RESERVED		
	5	0	r/w	eye_chk_dis_lane	TBD	internal
	4	1	r/w	eo_based_lane	TBD	internal
	3	0	r/w	vh_eo_mode_lane	TBD	internal
	2	0	r/w	lock_dfe_on_lane	TBD	internal
	1	1	r/w	dfe_save_en_lane	TBD	internal
	0	1	r/w	reset_ph_en_dtl_lane	TBD	internal
						
	# addr = 0x60d8			cds_ctrl_reg1		
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	cds_update_f_dis_lane	DFE Update Disable For Floating Taps	internal
	4	0	r/w	cds_update_odd_dis_lane	DFE Update Disable For Odd Taps	internal
	[3:0]	4'h0	r/w	cds_adapt_splr_dis_lane[3:0]	DFE Sampler Adapt Disable	internal
						
	# addr = 0x60dc			cmd_based_if_reg0		
	[31:16]	0	r/w	MCU_CMD_ID_LANE[15:0]	MCU command ID	
	[15:8]	0	r/w	MCU_CMD_STATUS_LANE[7:0]	MCU command execution status	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	MCU_CMD_REQ_LANE	Request to execute the MCU command. Cleared by MCU.	
						
	# addr = 0x60e0			cmd_based_if_reg1		
	[31:0]	0	r/w	MCU_CMD_DATA_IN_LANE[31:0]	MCU command input data	
						
	# addr = 0x60e4			cmd_based_if_reg2		
	[31:0]	0	r/w	MCU_CMD_DATA_RET_LANE[31:0]	MCU command return data	
						
	# addr = 0x6400			dfe_read_even_reg0	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f0_s_n_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f0_s_p_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f0_d_n_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f0_d_p_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6404			dfe_read_even_reg1	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f2_s_n_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f2_s_p_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f2_d_n_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f2_d_p_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6408			dfe_read_even_reg2	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f3_s_n_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f3_s_p_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f3_d_n_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f3_d_p_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x640c			dfe_read_even_reg3	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f6_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f5_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f4_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f1_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6410			dfe_read_even_reg4	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f10_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f9_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f8_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f7_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6414			dfe_read_even_reg5	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f14_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f13_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f12_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f11_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6418			dfe_read_even_reg6	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_ff2_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_ff1_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_ff0_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f15_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x641c			dfe_read_even_reg7	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_dummy_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_ff5_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_ff4_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_ff3_e_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6420			dfe_read_odd_reg0	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f0_s_n_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f0_s_p_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f0_d_n_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f0_d_p_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6424			dfe_read_odd_reg1	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f2_s_n_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f2_s_p_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f2_d_n_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f2_d_p_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6428			dfe_read_odd_reg2	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f3_s_n_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f3_s_p_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f3_d_n_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f3_d_p_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x642c			dfe_read_odd_reg3	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f6_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f5_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f4_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f1_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6430			dfe_read_odd_reg4	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f10_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f9_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f8_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f7_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6434			dfe_read_odd_reg5	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_f14_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_f13_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_f12_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f11_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6438			dfe_read_odd_reg6	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_ff2_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_ff1_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_ff0_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_f15_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x643c			dfe_read_odd_reg7	DFE TAP 2C READBACK	
	[31:24]	8'h0	r	cds_dummy_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_ff5_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_ff4_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_ff3_o_lane[7:0]	DFE Tap Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6440			dfe_read_even_reg8	DFE DC 2C READBACK	
	[31:24]	8'h0	r	cds_dc_s_n_e_lane[7:0]	DC Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_dc_s_p_e_lane[7:0]	DC Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_dc_d_n_e_lane[7:0]	DC Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_dc_d_p_e_lane[7:0]	DC Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6444			dfe_read_odd_reg8	DFE DC 2C READBACK	
	[31:24]	8'h0	r	cds_dc_s_n_o_lane[7:0]	DC Read Back In 2's Compliment Format.	internal
	[23:16]	8'h0	r	cds_dc_s_p_o_lane[7:0]	DC Read Back In 2's Compliment Format.	internal
	[15:8]	8'h0	r	cds_dc_d_n_o_lane[7:0]	DC Read Back In 2's Compliment Format.	internal
	[7:0]	8'h0	r	cds_dc_d_p_o_lane[7:0]	DC Read Back In 2's Compliment Format.	internal
						
	# addr = 0x6448			dfe_read_f0a_even		
	[31:24]	8'h0	r	cds_f0a_s_n_e_lane[7:0]	TBD	internal
	[23:16]	8'h0	r	cds_f0a_s_p_e_lane[7:0]	TBD	internal
	[15:8]	8'h0	r	cds_f0a_d_n_e_lane[7:0]	TBD	internal
	[7:0]	8'h0	r	cds_f0a_d_p_e_lane[7:0]	TBD	internal
						
	# addr = 0x644c			dfe_read_f0a_odd		
	[31:24]	8'h0	r	cds_f0a_s_n_o_lane[7:0]	TBD	internal
	[23:16]	8'h0	r	cds_f0a_s_p_o_lane[7:0]	TBD	internal
	[15:8]	8'h0	r	cds_f0a_d_n_o_lane[7:0]	TBD	internal
	[7:0]	8'h0	r	cds_f0a_d_p_o_lane[7:0]	TBD	internal
						
	# addr = 0x6450			dfe_read_f0b_even		
	[31:24]	8'h0	r	cds_f0b_s_n_e_lane[7:0]	TBD	internal
	[23:16]	8'h0	r	cds_f0b_s_p_e_lane[7:0]	TBD	internal
	[15:8]	8'h0	r	cds_f0b_d_n_e_lane[7:0]	TBD	internal
	[7:0]	8'h0	r	cds_f0b_d_p_e_lane[7:0]	TBD	internal
						
	# addr = 0x6454			dfe_read_f0b_odd		
	[31:24]	8'h0	r	cds_f0b_s_n_o_lane[7:0]	TBD	internal
	[23:16]	8'h0	r	cds_f0b_s_p_o_lane[7:0]	TBD	internal
	[15:8]	8'h0	r	cds_f0b_d_n_o_lane[7:0]	TBD	internal
	[7:0]	8'h0	r	cds_f0b_d_p_o_lane[7:0]	TBD	internal
						
	# addr = 0x6458			dfe_read_f0d_even		
	[31:24]	8'h0	r	cds_f0d_s_n_e_lane[7:0]	TBD	internal
	[23:16]	8'h0	r	cds_f0d_s_p_e_lane[7:0]	TBD	internal
	[15:8]	8'h0	r	cds_f0d_d_n_e_lane[7:0]	TBD	internal
	[7:0]	8'h0	r	cds_f0d_d_p_e_lane[7:0]	TBD	internal
						
	# addr = 0x645c			dfe_read_f0d_odd		
	[31:24]	8'h0	r	cds_f0d_s_n_o_lane[7:0]	TBD	internal
	[23:16]	8'h0	r	cds_f0d_s_p_o_lane[7:0]	TBD	internal
	[15:8]	8'h0	r	cds_f0d_d_n_o_lane[7:0]	TBD	internal
	[7:0]	8'h0	r	cds_f0d_d_p_o_lane[7:0]	TBD	internal
						
	# addr = 0x6460			dfe_read_f0d_left_even		
	[31:24]	8'h0	r	cds_f0d_left_s_n_e_lane[7:0]	TBD	internal
	[23:16]	8'h0	r	cds_f0d_left_s_p_e_lane[7:0]	TBD	internal
	[15:8]	8'h0	r	cds_f0d_left_d_n_e_lane[7:0]	TBD	internal
	[7:0]	8'h0	r	cds_f0d_left_d_p_e_lane[7:0]	TBD	internal
						
	# addr = 0x6464			dfe_read_f0d_left_odd		
	[31:24]	8'h0	r	cds_f0d_left_s_n_o_lane[7:0]	TBD	internal
	[23:16]	8'h0	r	cds_f0d_left_s_p_o_lane[7:0]	TBD	internal
	[15:8]	8'h0	r	cds_f0d_left_d_n_o_lane[7:0]	TBD	internal
	[7:0]	8'h0	r	cds_f0d_left_d_p_o_lane[7:0]	TBD	internal
						
	# addr = 0x6468			dfe_read_f0d_right_even		
	[31:24]	8'h0	r	cds_f0d_right_s_n_e_lane[7:0]	TBD	internal
	[23:16]	8'h0	r	cds_f0d_right_s_p_e_lane[7:0]	TBD	internal
	[15:8]	8'h0	r	cds_f0d_right_d_n_e_lane[7:0]	TBD	internal
	[7:0]	8'h0	r	cds_f0d_right_d_p_e_lane[7:0]	TBD	internal
						
	# addr = 0x646c			dfe_read_f0d_right_odd		
	[31:24]	8'h0	r	cds_f0d_right_s_n_o_lane[7:0]	TBD	internal
	[23:16]	8'h0	r	cds_f0d_right_s_p_o_lane[7:0]	TBD	internal
	[15:8]	8'h0	r	cds_f0d_right_d_n_o_lane[7:0]	TBD	internal
	[7:0]	8'h0	r	cds_f0d_right_d_p_o_lane[7:0]	TBD	internal
						
	# addr = 0x6470			cds_read_misc0		
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r/w	RESERVED		
	[15:8]	8'h0	r	cds_f0a_saturate_lane[7:0]	TBD	internal
	[7:0]	8'h0	r	cds_eye_check_pass_lane[7:0]	TBD	internal
						
	# addr = 0x8200			UPHY14_CMN_ANAREG_TOP_128	Analog Register 128	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	BG_RING_SPEED[1:0]	Banggap Chopper Ring Frequency Selection	
	[5:4]	2'h1	r/w	VDDR12_IGEN_SEL[1:0]	Programmable Bits For IVREF Internal AVDDR12 Power For Current Generation: 2'b00 : 1.17V; 2'b01: 1.2V; 2'b10: 1.23V; 2'b11: 1.26V	
	3	0	r/w	TXIMPCAL_EN	0 : TX Impedance Calibration Disable; 1 : TX Impedance Calibration Enable	
	2	0	r/w	RXIMPCAL_EN	0 : RX Impedance Calibration Disable; 1 : RX Impedance Calibration Enable	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8204			UPHY14_CMN_ANAREG_TOP_129	Analog Register 129	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	TXIMPCAL_DRVAMP[2:0]	Tx Amplitude Setting For Impedance Calibration	
	[4:2]	3'h2	r/w	VTH_TXIMPCAL[2:0]	42+3.5(T-Coil)=45.5 Ohm	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8208			UPHY14_CMN_ANAREG_TOP_130	Analog Register 130	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0C 	r/w	RXIMP_IVREF[4:0]	Rx Impedance Calibration Current Setting	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x820c			UPHY14_CMN_ANAREG_TOP_131	Analog Register 131	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h9	r/w	INTPI_LCPLL[3:0]	ICC Current Bias Setting For LCVCO PI.	
	[3:0]	4'h9	r/w	INTPI_RING[3:0]	ICC Current Bias Setting For RINGVCO PI	
						
	# addr = 0x8210			UPHY14_CMN_ANAREG_TOP_132	Analog Register 132	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	LCVCO_SF_ICPTAT_SEL[2:0]	Current Setting For IPP_20U_LCVCO And IPTAT20U_NSOURCE_LCVCO:	
	4	1	r/w	BG_CLKEN	1: Enable Bandgap Chopper Clock; 0: Disable Bandgap Chopper Clock	
	3	0	r/w	BG_CLKBYPASS_EN	1: Bypass The Bandgap Chopper Clock Divider; 0: Enable The Bandgap Chopper Clock Divider	
	[2:1]	2'h2	r/w	BG_DIV_SEL[1:0]	Setting For Bandgap Chopper Clock Divider. 2'b00: /4; 2'b01: /8; 2'b10: /16; 2'b11: /32	
	0	1	r/w	BG_CHOPPER_EN	1: Enable Bandgap Chopper; 0: Disable Bandgap Chopper	
						
	# addr = 0x8214			UPHY14_CMN_ANAREG_TOP_133	Analog Register 133	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	BG_RES_TRIM_SEL[2:0]	Bandgap Signle Point Trim Option. Corr=TT: 3'b011; Corr=FF: 3'b000; Corr=SS: 3'b111	
	[4:3]	2'h1	r/w	BG_VBG_SEL[1:0]	Setting For Banggap Output Reference Voltage VBG0P84V. 2'b00: 0.82V; 2'b01: 0.84V; 2'b11: 0.88V	
	[2:0]	3'h3	r/w	VREF_PROCESSMON_SEL[2:0]	Voltage Reference For Process Monitor	
						
	# addr = 0x8218			UPHY14_CMN_ANAREG_TOP_134	Analog Register 134	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	REG_RING_I[1:0]	VDDA CP Ring Current Setting:0x00: 30uA	
	[5:3]	3'h3	r/w	VREF_VDDA_CP_SEL[2:0]	Charge Pump Input 1.2V Regulaiton Setting:	
	2	1	r/w	REGDVDD_STDBY_SEL	Charge Pump Input 0.85V Regulation Standby Current Enable For	
	[1:0]	2'h3	r/w	REG_CP_BRCH_SEL[1:0]	Charge Pump Power On Branch Setting	
						
	# addr = 0x821c			UPHY14_CMN_ANAREG_TOP_135	Analog Register 135	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	VDDR1P2_SEL[1:0]	Voltage Reference For PLL Master Regulation	
	5	1	r/w	AVDDR12_SEL	When AVDDR12_SEL=0, Default VREF_0P6V_MASTER=0.62V	
	[4:3]	2'h1	r/w	VREF_0P6V_LCVCO_SEL[1:0]	Voltage Reference For LCVCO. 2'b00: 0.58V; 2'b01: 0.6V; 2'b10: 0.62V; 2'b11: 0.65V	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8220			UPHY14_CMN_ANAREG_TOP_136	Analog Register 136	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	VREF_VDDADLL_HALF_SEL[3:0]	Voltage Reference For DLL VDDA. 2'b0000: 0.4V; 2'b0001: 0.41V; 2'b0010: 0.42V; 2'b0011: 0.43V; 2'b0100: 0.44V;	
	[3:1]	3'h3	r/w	VTHVCOCAL[2:0]	Voltage Reference For PLL VDDVCO. 3'b000: 0.75V; 3'b001: 0.77V; 3'b010: 0.79V; 3'b011: 0.81V; 3'b100: 0.83V; 3'b101: 0.86V; 3'b110: 0.88V; 3'b111: 0.9V	
	0	0	r/w	RESERVED		
						
	# addr = 0x8224			UPHY14_CMN_ANAREG_TOP_137	Analog Register 137	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	VTHVCOPTAT[2:0]	Temperature Compensation For VTHVCOCAL	
	[4:2]	3'h4	r/w	VREF_VDDACAL_SEL[2:0]	Voltage Reference For VDDA Calibration. 3'b000: 0.44V; 3'b001: 0.45V; 3'b010: 0.46V; 3'b011: 0.47V; 3'b100: 0.48V; 3'b101: 0.49V; 3'b110: 0.5V; 3'b111: 0.51V	
	[1:0]	2'h1	r/w	VCON_REF_SEL_RING[1:0]	Voltage Reference For Ring VCON. 2'b00: 0.45V; 2'b01: 0.5V; 2'b10: 0.55V; 2'b11: 0.6V	
						
	# addr = 0x8228			UPHY14_CMN_ANAREG_TOP_138	Analog Register 138	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	VREF_SAMPLER_VCM_SEL[2:0]	Voltage Reference For RX Sampler VCM. 3'b000: 0.9V; 3'b001: 0.88V; 3'b010: 0.86V; 3'b011: 0.8V; 3'b100: 0.78V; 3'b101: 0.75V; 3'b110: 0.73V; 3'b111: 0.7V	
	[4:2]	3'h2	r/w	VTH_RXIMPCAL[2:0]	Voltage Reference For RX Impedance Calibration	
	[1:0]	2'h1	r/w	VREF_0P7V_SQ_SEL[1:0]	Voltage Reference For SQ	
						
	# addr = 0x822c			UPHY14_CMN_ANAREG_TOP_139	Analog Register 139	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	TRX_IMPCAL_CLK	Tx & Rx Impedance Calibration Comparator Input Clock	
	6	1'h0	r/w	SHRTR_FORCE	Froce The SHRTR Singal	
	5	1'h0	r/w	PULUP	Power Up	
	4	1'h0	r/w	SHRTR	Short Internal R For Fast Settling	
	[3:2]	2'h3	r/w	PULLUP_RXTX_SEL[1:0]	Control PULUP Current	
	1	1'h1	r/w	ISEL_VGMASTER_RXTX_BUF	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x8230			UPHY14_CMN_ANAREG_TOP_140	Analog Register 140	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_RXINTP_CH0[3:0]	Voltage Refenece For Slave Regultor RXINTP_CH0	
	[3:0]	4'h8	r/w	SELLV_RXINTP_CH1[3:0]	Voltage Refenece For Slave Regultor RXINTP_CH1	
						
	# addr = 0x8234			UPHY14_CMN_ANAREG_TOP_141	Analog Register 141	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_RXINTP_CH2[3:0]	Voltage Refenece For Slave Regultor RXINTP_CH2	
	[3:0]	4'h8	r/w	SELLV_RXINTP_CH3[3:0]	Voltage Refenece For Slave Regultor RXINTP_CH3	
						
	# addr = 0x8238			UPHY14_CMN_ANAREG_TOP_142	Analog Register 142	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_RXDATACLK_CH0[3:0]	Voltage Refenece For Slave Regultor RXDATACLK_CH0	
	[3:0]	4'h8	r/w	SELLV_RXDATACLK_CH1[3:0]	Voltage Refenece For Slave Regultor RXDATACLK_CH1	
						
	# addr = 0x823c			UPHY14_CMN_ANAREG_TOP_143	Analog Register 143	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_RXDATACLK_CH2[3:0]	Voltage Refenece For Slave Regultor RXDATACLK_CH2	
	[3:0]	4'h8	r/w	SELLV_RXDATACLK_CH3[3:0]	Voltage Refenece For Slave Regultor RXDATACLK_CH3	
						
	# addr = 0x8240			UPHY14_CMN_ANAREG_TOP_144	Analog Register 144	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_RXEOMCLK_CH0[3:0]	Voltage Refenece For Slave Regultor RXEOMCLK_CH0	
	[3:0]	4'h8	r/w	SELLV_RXEOMCLK_CH1[3:0]	Voltage Refenece For Slave Regultor RXEOMCLK_CH1	
						
	# addr = 0x8244			UPHY14_CMN_ANAREG_TOP_145	Analog Register 145	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_RXEOMCLK_CH2[3:0]	Voltage Refenece For Slave Regultor RXEOMCLK_CH2	
	[3:0]	4'h8	r/w	SELLV_RXEOMCLK_CH3[3:0]	Voltage Refenece For Slave Regultor RXEOMCLK_CH3	
						
	# addr = 0x8248			UPHY14_CMN_ANAREG_TOP_146	Analog Register 146	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_RXSAMPELR_CH0[3:0]	Voltage Refenece For Slave Regultor RXSAMPELR_CH0	
	[3:0]	4'h8	r/w	SELLV_RXSAMPELR_CH1[3:0]	Voltage Refenece For Slave Regultor RXSAMPELR_CH1	
						
	# addr = 0x824c			UPHY14_CMN_ANAREG_TOP_147	Analog Register 147	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_RXSAMPELR_CH2[3:0]	Voltage Refenece For Slave Regultor RXSAMPELR_CH2	
	[3:0]	4'h8	r/w	SELLV_RXSAMPELR_CH3[3:0]	Voltage Refenece For Slave Regultor RXSAMPELR_CH3	
						
	# addr = 0x8250			UPHY14_CMN_ANAREG_TOP_148	Analog Register 148	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	SELLV_RXDLL_CH0[5:0]	Voltage Refenece For Slave Regultor RXDLL_CH0	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8254			UPHY14_CMN_ANAREG_TOP_149	Analog Register 149	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	SELLV_RXDLL_CH1[5:0]	Voltage Refenece For Slave Regultor RXDLL_CH1	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8258			UPHY14_CMN_ANAREG_TOP_150	Analog Register 150	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	SELLV_RXDLL_CH2[5:0]	Voltage Refenece For Slave Regultor RXDLL_CH2	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x825c			UPHY14_CMN_ANAREG_TOP_151	Analog Register 151	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	SELLV_RXDLL_CH3[5:0]	Voltage Refenece For Slave Regultor RXDLL_CH3	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8260			UPHY14_CMN_ANAREG_TOP_152	Analog Register 152	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	SELLV_RXEOMDLL_CH0[5:0]	Voltage Refenece For Slave Regultor RXEOMDLL_CH0	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8264			UPHY14_CMN_ANAREG_TOP_153	Analog Register 153	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	SELLV_RXEOMDLL_CH1[5:0]	Voltage Refenece For Slave Regultor RXEOMDLL_CH1	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8268			UPHY14_CMN_ANAREG_TOP_154	Analog Register 154	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	SELLV_RXEOMDLL_CH2[5:0]	Voltage Refenece For Slave Regultor RXEOMDLL_CH2	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x826c			UPHY14_CMN_ANAREG_TOP_155	Analog Register 155	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	SELLV_RXEOMDLL_CH3[5:0]	Voltage Refenece For Slave Regultor RXEOMDLL_CH3	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8270			UPHY14_CMN_ANAREG_TOP_156	Analog Register 156	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_TXCLK_CH0[3:0]	Voltage Refenece For Slave Regultor TXCLK_CH0	
	[3:0]	4'h8	r/w	SELLV_TXCLK_CH1[3:0]	Voltage Refenece For Slave Regultor TXCLK_CH1	
						
	# addr = 0x8274			UPHY14_CMN_ANAREG_TOP_157	Analog Register 157	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_TXCLK_CH2[3:0]	Voltage Refenece For Slave Regultor TXCLK_CH2	
	[3:0]	4'h8	r/w	SELLV_TXCLK_CH3[3:0]	Voltage Refenece For Slave Regultor TXCLK_CH3	
						
	# addr = 0x8278			UPHY14_CMN_ANAREG_TOP_158	Analog Register 158	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_TXDATA_CH0[3:0]	Voltage Refenece For Slave Regultor TXDATA_CH0	
	[3:0]	4'h8	r/w	SELLV_TXDATA_CH1[3:0]	Voltage Refenece For Slave Regultor TXDATA_CH1	
						
	# addr = 0x827c			UPHY14_CMN_ANAREG_TOP_159	Analog Register 159	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_TXDATA_CH2[3:0]	Voltage Refenece For Slave Regultor TXDATA_CH2	
	[3:0]	4'h8	r/w	SELLV_TXDATA_CH3[3:0]	Voltage Refenece For Slave Regultor TXDATA_CH3	
						
	# addr = 0x8280			UPHY14_CMN_ANAREG_TOP_160	Analog Register 160	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_TXPRE_CH0[3:0]	Voltage Refenece For Slave Regultor TXPRE_CH0	
	[3:0]	4'h8	r/w	SELLV_TXPRE_CH1[3:0]	Voltage Refenece For Slave Regultor TXPRE_CH1	
						
	# addr = 0x8284			UPHY14_CMN_ANAREG_TOP_161	Analog Register 161	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	SELLV_TXPRE_CH2[3:0]	Voltage Refenece For Slave Regultor TXPRE_CH2	
	[3:0]	4'h8	r/w	SELLV_TXPRE_CH3[3:0]	Voltage Refenece For Slave Regultor TXPRE_CH3	
						
	# addr = 0x8288			UPHY14_CMN_ANAREG_TOP_162	Analog Register 162	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	SELHV_VGMAST[2:0]	TBD	
	[4:2]	3'h3	r/w	SELHV_CP_SLLP[2:0]	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x828c			UPHY14_CMN_ANAREG_TOP_163	Analog Register 163	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	SELLV_FBDIV[2:0]	TBD	
	[4:2]	3'h3	r/w	SELLV_CLK_INTP[2:0]	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8290			UPHY14_CMN_ANAREG_TOP_164	Analog Register 164	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	SELLV_PFD_RING[2:0]	TBD	
	[4:2]	3'h2	r/w	SELLV_VCAP_RING[2:0]	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8294			UPHY14_CMN_ANAREG_TOP_165	Analog Register 165	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	SELHV_VGFFE_DFE[2:0]	TBD	
	[4:2]	3'h4	r/w	IVREF_MASTREG_CUR_SEL[2:0]	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8298			UPHY14_CMN_ANAREG_TOP_166	Analog Register 166	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	SELLV_VGATE_1GCLK[2:0]	TBD	
	[4:2]	3'h3	r/w	SELLV_VGATE_LCPLLCLK[2:0]	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x829c			UPHY14_CMN_ANAREG_TOP_167	Analog Register 167	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	SELLV_VGATE_RINGPLLCLK[2:0]	TBD	
	[4:2]	3'h3	r/w	SELHV_LCPLL_CP[2:0]	TBD	
	1	1'h1	r/w	VIND_BAND_SEL	Inductor Band Select 1:high 0:low	
	0	0	r/w	FORCE_NO_DLL_RST	TBD	
						
	# addr = 0x82a0			UPHY14_CMN_ANAREG_TOP_168	Analog Register 168	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	PLLCAL_EN	PLL Calibration Enable	
	6	1'h0	r/w	PLLAMPCAL_EN	PLL Amplitude Calibration Enable	
	[5:4]	2'h1	r/w	FBDIV[9:8]	Feed-back Divider Ratio	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82a4			UPHY14_CMN_ANAREG_TOP_169	Analog Register 169	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h18	r/w	FBDIV[7:0]	Feed-back Divider Ratio	
						
	# addr = 0x82a8			UPHY14_CMN_ANAREG_TOP_170	Analog Register 170	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h1	r/w	REFDIV[3:0]	Reference Divider Ratio	
	[3:2]	2'h0	r/w	PLL_LPFC[1:0]	PLL Loop C2 Value Selection	
	[1:0]	2'h0	r/w	PLL_LPFR[1:0]	PLL Loop R Value Selection	
						
	# addr = 0x82ac			UPHY14_CMN_ANAREG_TOP_171	Analog Register 171	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hF	r/w	ICP[3:0]	Charge Pump Current	
	3	1'h0	r/w	PWEXP_DIS	Feed-back Divider Pulse Width Expention Disable	
	2	1'h0	r/w	PWEXP_DIS_DIV1G	1G Divider Pulse Width Expention Disable	
	[1:0]	2'h1	r/w	VIND_BIAS_SEL[1:0]	Inductor Bias Voltage Selection	
						
	# addr = 0x82b0			UPHY14_CMN_ANAREG_TOP_172	Analog Register 172	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	VCON_REF_SEL[2:0]	VCON Reference Voltage Selection	
	[4:3]	2'h1	r/w	VCAP_OFF_SEL[1:0]	Capacitance Off Voltage Selection	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82b4			UPHY14_CMN_ANAREG_TOP_173	Analog Register 173	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1F	r/w	LCVCO_DAC_LSB[4:0]	Dac LSB Value	
	[2:0]	3'h3	r/w	LCVCO_DAC_MSB[2:0]	Dac MSB Value	
						
	# addr = 0x82b8			UPHY14_CMN_ANAREG_TOP_174	Analog Register 174	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	TEMPC_DAC_SEL[7:0]	Tempc Dac Selection	
						
	# addr = 0x82bc			UPHY14_CMN_ANAREG_TOP_175	Analog Register 175	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h7	r/w	TEMPC_MUX_SEL[3:0]	Tempc Mux Selection	
	[3:0]	4'h2	r/w	TEMPC_MUX_HOLD_SEL[3:0]	Tempc Hold Selection	
						
	# addr = 0x82c0			UPHY14_CMN_ANAREG_TOP_176	Analog Register 176	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	TEMPC_DAC_VALID	Tempc Dac Valid	
	6	1'h0	r/w	TEMPC_RSHRT_EN	Tempc Short Resistance Enable	
	5	1'h0	r/w	TEMPC_RSHRT_SEL	Tempc Short Resistance Selection	
	4	1'h0	r/w	LCCAP_USB	LCVCO Capacitance USB	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82c4			UPHY14_CMN_ANAREG_TOP_177	Analog Register 177	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	LCCAP_LSB[4:0]	LCVCO Capacitance LSB	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82c8			UPHY14_CMN_ANAREG_TOP_178	Analog Register 178	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h1	r/w	LCCAP_MSB[3:0]	LCVCO Capacitance MSB	
	[3:0]	4'hC	r/w	VCOAMP_VTH_SEL[3:0]	VCO Amplitude Threshold Selection	
						
	# addr = 0x82cc			UPHY14_CMN_ANAREG_TOP_179	Analog Register 179	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	VCON_MAX_SEL[2:0]	VCON Voltage Max Value Selection	
	[4:2]	3'h5	r/w	VCON_MIN_SEL[2:0]	VCON Voltage Min Value Selection	
	[1:0]	2'h2	r/w	IND_SW_DAC_SEL[1:0]	Inductor Switch Dac Value Selection	
						
	# addr = 0x82d0			UPHY14_CMN_ANAREG_TOP_180	Analog Register 180	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	VARAC_BIAS_SEL[2:0]	Varactor Bias Voltage Selection	
	4	1'h0	r/w	IND_SW_MODE	Inductor Switch Mode Selection	
	3	1'h1	r/w	VIND_BIAS_EN	Inductor Bias Voltage Enable	
	2	1'h0	r/w	IND_GATE_MODE	Inductor Gate Mode Selection	
	1	1'h0	r/w	LCVCOCAL_BUF_EN	LCVCO Calibration Buffer Enable	
	0	1'h1	r/w	LCVCO_NSF_IPTAT_EN	LCVCO NSF Iptat Current Enable	
						
	# addr = 0x82d4			UPHY14_CMN_ANAREG_TOP_181	Analog Register 181	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	RING_REF_DIV_SEL	0:high Speed Clock 1:low Speed Clock (no SSC). Selection RingPLL Reference Clock Input.	
	6	1'h0	r/w	CLK1G_REFCLK_SEL	0:high Speed Clock 1:crystal Reference Clock .selection RingPLL Reference Clock Input.	
	5	1'h1	r/w	LCPLL_DCC_EN	LCPLL DCC Enable	
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82d8			UPHY14_CMN_ANAREG_TOP_182	Analog Register 182	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h20	r/w	LCPLL_DCC[5:0]	LCPLL DCC Dac	
	1	1'h0	r/w	LCPLL_DCC_HG	LCPLL DCC High Gain Enable	
	0	1'h0	r/w	LCPLL_DCC_CLK	LCPLL DCC Clock	
						
	# addr = 0x82dc			UPHY14_CMN_ANAREG_TOP_183	Analog Register 183	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	LCPLL_DCC_CAL_EN	LC PLL Clock Duty Cycle Calibration Enable	
	[6:4]	3'h4	r/w	PLL_REG_SEL[2:0]	Regualtor Output Voltage High/low Speed Mode Selection	
	[3:1]	3'h3	r/w	VCO_SLAVE_ADJ[2:0]	VCO Slave Regualtor Output Selection	
	0	0	r/w	RESERVED		
						
	# addr = 0x82e0			UPHY14_CMN_ANAREG_TOP_184	Analog Register 184	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	VDDR_DAC_ADJ[2:0]	Tempc Dac Regualtor Output Selection	
	[4:2]	3'h4	r/w	VCO_REG_MID_SEL[2:0]	VCO 2nd Stage Regulator Gate Voltage Selection	
	1	1'h1	r/w	DIV_1G_EN	1G Divider Enable	
	0	0	r/w	RESERVED		
						
	# addr = 0x82e4			UPHY14_CMN_ANAREG_TOP_185	Analog Register 185	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	DIV_1G[9:8]	1G Divider Ratio	
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82e8			UPHY14_CMN_ANAREG_TOP_186	Analog Register 186	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h38	r/w	DIV_1G[7:0]	1G Divider Ratio	
						
	# addr = 0x82ec			UPHY14_CMN_ANAREG_TOP_187	Analog Register 187	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	TX_INTPR[1:0]	Interpolator Resistor Selection	
	5	1'h0	r/w	TX_INTPRESET_EXT	Interpolator External Reset	
	[4:3]	2'h1	r/w	DPHERCK_DLY_SEL[1:0]	Interpolator Dpher Dly Selection	
	2	1'h1	r/w	CLK_DET_EN	Interpolator Clock Detection Enable	
	1	1'h1	r/w	SSC_CLK_EN	Interpolator SSC Clock Enable	
	0	1'h0	r/w	PLL_OPENLOOP_EN	PLL Open Loop Mode Enable	
						
	# addr = 0x82f0			UPHY14_CMN_ANAREG_TOP_188	Analog Register 188	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	PLL_PFD_PW_DLY_RING	TBD	
	[6:3]	4'h1	r/w	PLL_REFDIV_RING[3:0]	TBD	
	[2:1]	2'h0	r/w	PLL_FBDIV_RING[9:8]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x82f4			UPHY14_CMN_ANAREG_TOP_189	Analog Register 189	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h28	r/w	PLL_FBDIV_RING[7:0]	TBD	
						
	# addr = 0x82f8			UPHY14_CMN_ANAREG_TOP_190	Analog Register 190	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hf	r/w	ICP_RING[3:0]	TBD	
	[3:1]	3'h1	r/w	PLL_LPF_R1_SEL_RING[2:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x82fc			UPHY14_CMN_ANAREG_TOP_191	Analog Register 191	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	PLL_LPF_C1_SEL_RING[1:0]	TBD	
	[5:4]	2'h0	r/w	PLL_LPF_C2_SEL_RING[1:0]	TBD	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8300			UPHY14_CMN_ANAREG_TOP_192	Analog Register 192	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	PLL_SPEED_RING[4:0]	TBD	
	2	1'h0	r/w	PLL_BAND_SEL_RING	TBD	
	1	1'h0	r/w	PLL_SLLP_DAC_BYPASS_EN_RING	TBD	
	0	1'h0	r/w	PLL_SLLP_DIS_RING	TBD	
						
	# addr = 0x8304			UPHY14_CMN_ANAREG_TOP_193	Analog Register 193	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	PLL_PWEXP_DIS_RING	TBD	
	6	1'h0	r/w	PLL_SLLP_DAC_VALID_RING	TBD	
	[5:4]	2'h2	r/w	PLL_SLLP_DAC_RANGE_SHIFT_RING[1:0]	TBD	
	[3:0]	4'h0	r/w	PLL_SLLP_DAC_COARSE_RING[3:0]	TBD	
						
	# addr = 0x8308			UPHY14_CMN_ANAREG_TOP_194	Analog Register 194	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	PLL_SLLP_DAC_FINE_RING[10:8]	TBD	
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x830c			UPHY14_CMN_ANAREG_TOP_195	Analog Register 195	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	PLL_SLLP_DAC_FINE_RING[7:0]	TBD	
						
	# addr = 0x8310			UPHY14_CMN_ANAREG_TOP_196	Analog Register 196	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	PLL_CAL_EN_RING	TBD	
	6	1'h0	r/w	PLL_SHRTR_RING	TBD	
	[5:4]	2'h0	r/w	TX_INTPR_RING[1:0]	TBD	
	[3:2]	2'h1	r/w	DPHERCK_DLY_SEL_RING[1:0]	TBD	
	1	1'h1	r/w	SSC_CLK_EN_RING	TBD	
	0	1'h1	r/w	CLK_DET_EN_RING	TBD	
						
	# addr = 0x8314			UPHY14_CMN_ANAREG_TOP_197	Analog Register 197	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	TX_INTPRESET_EXT_RING	TBD	
	6	1'h0	r/w	SEL_VTHVCO_RING	TBD	
	[5:4]	2'h3	r/w	SEL_IPP_IPTAT_SLLP_RING[1:0]	TBD	
	3	1'h1	r/w	PLL_SLLP_DAC1P2X_EN_RING	TBD	
	[2:1]	2'h0	r/w	TSEN_ADC_MODE[1:0]	Temp Sensor Mode Select. 00: Internal Temp Sensor; 01: ADC Function; 10: On-die Remote Temp Sensor; 11: Off-chip Remote Temp Sensor.	
	0	0	r/w	RESERVED		
						
	# addr = 0x8318			UPHY14_CMN_ANAREG_TOP_198	Analog Register 198	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	TSEN_CH_SEL[2:0]	Remote Diode Sensor Channel Select	
	[4:2]	3'h0	r/w	ADC_CH_SEL[2:0]	ADC Input Channel Select	
	[1:0]	2'h3	r/w	TSEN_ADC_OSR[1:0]	Over Sample Ratio Select. 00: 64; 01:128; 10:256; 11: 512	
						
	# addr = 0x831c			UPHY14_CMN_ANAREG_TOP_199	Analog Register 199	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h3	r/w	TSEN_ADC_CHOP_EN[1:0]	Chopper Enable Select.	
	[5:4]	2'h0	r/w	TSEN_ADC_CHOP_SEL[1:0]	Chopper Frequency Select	
	3	1'h0	r/w	TSEN_ADC_AVG_BYPASS	Temperature Measurement Averaging Function Select. 0: Averaging Functoin Enable; 1: Averaging Function Skip.	
	[2:1]	2'h2	r/w	TSEN_ADC_CAL[1:0]	ADC Calibration Select	
	0	1'h0	r/w	TSEN_BIAS	Temp Sensor Low Output Current Select. 0: Normal Current; 1: Low Current.	
						
	# addr = 0x8320			UPHY14_CMN_ANAREG_TOP_200	Analog Register 200	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	TSEN_DEM_EN	DEM Function Enable Select. 0: Disable; 1: Enable	
	[6:3]	4'h8	r/w	BG_TRIM[3:0]	Bandgap Single-point Trim Select	
	[2:1]	2'h0	r/w	TSEN_ADC_ATEST_SEL[1:0]	Analog Test Point Select For Debug	
	0	0	r/w	RESERVED		
						
	# addr = 0x8324			UPHY14_CMN_ANAREG_TOP_201	Analog Register 201	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	TSEN_ADC_RAW_SEL[1:0]	Digital Raw Data Select For Debug	
	5	1'h0	r/w	PCM_EN	PCM Enable Signal	
	[4:0]	5'h00	r/w	PCM_CTRL[4:0]	Setting For Different Test Points Of PCM	
						
	# addr = 0x8328			UPHY14_CMN_ANAREG_TOP_202	Analog Register 202	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	DRO_EN	DRO Enable Signal	
	[6:3]	4'h0	r/w	DRO_SEL[3:0]	Setting For Different Types Of Ring Osc	
	2	1	r/w	CLK_DIRECTION_LCPLL	Clock Direction Selection Of LCPLL	
	1	1	r/w	CLK_DIRECTION_RINGPLL	Clock Direction Selection Of RINGPLL	
	0	1	r/w	CLK_DIRECTION_REFCLK	Clock Direction Selection Of REFCLK Divided From LCPLL	
						
	# addr = 0x832c			UPHY14_CMN_ANAREG_TOP_203	Analog Register 203	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h00	r/w	TEST[7:0]	Test Bus	
						
	# addr = 0x8330			UPHY14_CMN_ANAREG_TOP_204	Analog Register 204	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	TP_EN	Enable PHY Analog Testpoint. 0:diable; 1: Enable	
	6	1	r/w	AVDD1815_SEL	1.8V Or 1.5V Analog Power Supply Selection. 0: 1.5V 1: 1.8V	
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8334			UPHY14_CMN_ANAREG_TOP_205	Analog Register 205	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD5[7:0]	TBD	
						
	# addr = 0x8338			UPHY14_CMN_ANAREG_TOP_206	Analog Register 206	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD4[7:0]	TBD	
						
	# addr = 0x833c			UPHY14_CMN_ANAREG_TOP_207	Analog Register 207	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD3[7:0]	TBD	
						
	# addr = 0x8340			UPHY14_CMN_ANAREG_TOP_208	Analog Register 208	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD2[7:0]	TBD	
						
	# addr = 0x8344			UPHY14_CMN_ANAREG_TOP_209	Analog Register 209	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD1[7:0]	TBD	
						
	# addr = 0x8348			UPHY14_CMN_ANAREG_TOP_210	Analog Register 210	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ANA_RSVD0[7:0]	TBD	
						
	# addr = 0xa000			tx_cmn_reg	_field description_	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xa008			dtx_reg0	DTX Register 0	
	31	0	r/w	auto_tx_foffset	Auto Transmitter Frequency Offset.	internal
					Takes the extracted clock offset from the receiver and applies this offset to the transmitter automatically.	
					0: No clock offset update to the transmitter	
					1: Transmitter gets frequency offset from the receiver offset extraction logic	
	30	1	r/w	SSC_DSPREAD_TX	TX Spread Spectrum Clock Down-spread Select.	
					0: Center-spread	
					1: Down-spread	
	29	0	r/w	tx_foff_inv	TX Frequency Offset Invert	internal
					Invert TX frequency offset value when "tx_foff_inv_force == 1"	
					0: TX frequency offset value is non-inverted.	
					1: TX frequency offset value is inverted.	
	28	0	r/w	tx_foff_inv_force	TX Frequency Offset Invert Force Control	internal
					TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv" or "fbck_sel"	
					0: TX frequency offset value is inverted or not is decided by register bit "fbck_sel"	
					1: TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv"	
	27	0	r/w	RESERVED		
	26	0	r/w	ssc_acc_factor	SSC Accumulator Factor	internal
					It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.	
					0: SSC is updated every two clock cycle	
					1: SSC is updated every four clock cycle	
	[25:24]	0	r/w	rx2tx_foffset_lane_sel[1:0]	RX To TX Frequency Offset Select	internal
					select foffset from different RX lane	
	23	1	r/w	reset_dtx	Reset DTX	internal
					Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.	
	22	0	r/w	ringpll_ssc_dis	Ring PLL SSC Disable	internal
					Disable ring PLL SSC function. This register has highest priority.	
	21	0	r/w	lcpll_ssc_dis	LC PLL SSC Disable	internal
					Disable LC PLL SSC function. This register has highest priority.	
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	[9:0]	10'h0	r/w	INIT_TXFOFFS[9:0]	Initial TX Frequency Offset	
					User Initial Transmitter Frequency Offset. Firmware sets this register based on value in speed table.	
						
	# addr = 0xa00c			dtx_reg1	DTX Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:16]	13'h05cf	r/w	ssc_m[12:0]	SSC Parameter	internal
					This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	[10:0]	11'h00f	r/w	SSC_STEP[10:0]	Spread Spectrum Clock Step	
					This field controls the ssc_step and thus decides the SSC amplitude. Firmware sets this register based on value in speed table. Refer to user manual for the detail setting unit.	
						
	# addr = 0xa010			dtx_reg2	DTX Register 2	
	31	0	r/w	auto_tx_foffset_ring	Auto Transmitter Frequency Offset.	internal
					Takes the extracted clock offset from the receiver and applies this offset to the transmitter automatically.	
					0: No clock offset update to the transmitter	
					1: Transmitter gets frequency offset from the receiver offset extraction logic	
	30	1	r/w	SSC_DSPREAD_TX_RING	TX Spread Spectrum Clock Down-spread Select.	
					0: Center-spread	
					1: Down-spread	
	29	0	r/w	tx_foff_ring_inv	TX Frequency Offset Invert	internal
					Invert TX frequency offset value when "tx_foff_inv_force == 1"	
					0: TX frequency offset value is non-inverted.	
					1: TX frequency offset value is inverted.	
	28	0	r/w	tx_foff_ring_inv_force	TX Frequency Offset Invert Force Control	internal
					TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv" or "fbck_sel"	
					0: TX frequency offset value is inverted or not is decided by register bit "fbck_sel"	
					1: TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv"	
	27	0	r/w	RESERVED		
	26	0	r/w	ssc_acc_factor_ring	SSC Accumulator Factor For Ring PLL	internal
					It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.	
					0: SSC is updated every two clock cycle	
					1: SSC is updated every four clock cycle	
	[25:24]	0	r/w	rx2tx_foffset_ring_lane_sel[1:0]	RX To TX Frequency Offset Select For Ring PLL	internal
					select foffset from different RX lane	
	23	1	r/w	reset_dtx_ring	Reset DTX	internal
					Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.	
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	[9:0]	10'h0	r/w	INIT_TXFOFFS_RING[9:0]	Initial TX Frequency Offset For Ring PLL	
					User Initial Transmitter Frequency Offset. Firmware sets this register based on value in speed table.	
						
	# addr = 0xa014			dtx_reg3	DTX Register 3	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:16]	13'h05cf	r/w	ssc_m_ring[12:0]	SSC Parameter For Ring PLL	internal
					This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	[10:0]	11'h00f	r/w	SSC_STEP_RING[10:0]	Spread Spectrum Clock Step For Ring PLL	
					This field controls the ssc_step and thus decides the SSC amplitude. Firmware sets this register based on value in speed table. Refer to user manual for the detail setting unit.	
						
	# addr = 0xa100			rx_cmn_0		
	[31:0]	0	r/w	RESERVED		
						
	# addr = 0xa110			dfe_static_reg0		
	31	0	r/w	dfe_sat_hold	DFE F0 Saturate Hold	internal
					0: F0 Keeps Update After F0 Is Saturated	
					1: F0 update is disabled when F0 is saturated.	
	30	1	r/w	dfe_sat_en	DFE Saturate Protection Enable	internal
					0: Disable Saturation Protection Function	
					1: Enable saturation protection function	
	29	1	r/w	dfe_sq_en	DFE SQ Enable	internal
					0: DFE runs regardless of sq_detected value	
					1: DFE Freezes Adapt When Sq_detected Is 1	
	[28:24]	5'h6	r/w	dfe_adapt_adj_f1_dc_thresh_1[4:0]	F1/Voff Adjustment Threshold1	internal
					Valid range is 0 to 14	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	[21:16]	6'h12	r/w	dfe_adapt_adj_f1_dc_thresh_2[5:0]	F1/Voff Adjustment Threshold2	internal
					Valid range is 0 to 30	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	[9:5]	5'h4	r/w	dfe_eo_up_thre_fine[4:0]	Fine UP/DN Voting Threshold In Eye Open Mode For F0	internal
	[4:0]	5'h3	r/w	dfe_eo_up_thre_coarse[4:0]	Coarse UP/DN Voting Threshold In Eye Open Mode For F0	internal
						
	# addr = 0xa114			dfe_static_reg1		
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	dfe_fast_settle	DFE Fast Settle	internal
					For Simulation Only, Select Short Dfe Settling Time	
					0: use short dfe tap settling time	
					1: use actual dfe tap settling time	
	[27:24]	4'h8	r/w	dfe_ana_settle_pathoff[3:0]	DFE Analog Settling Time Path Off	internal
					Settling Time When Turn Off DFE Mode For Selected Path	
	[23:20]	4'h8	r/w	dfe_ana_settle_pathon[3:0]	DFE Analog Settling Time Path On	internal
					Settling Time When Turn On DFE Mode For Selected Path	
	[19:16]	4'h8	r/w	dfe_ana_settle_pathswitch[3:0]	DFE Analog Settling Time Path Switch	internal
					Settling Time When Switching Between D And S Paths	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:12]	2'h1	r/w	dfe_ana_settle_f0[1:0]	DFE F0 Settle Time	internal
					0: 100ns	
					1: 200ns	
					2: 300ns	
					3: 400ns	
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	dfe_ana_settle_f23[1:0]	DFE F2 & F3 Settling Time	internal
					0: 100ns	
					1: 200ns	
					2: 300ns	
					3: 400ns	
	[5:4]	2'h1	r/w	dfe_ana_settle_f4to15[1:0]	DFE F4-F15 Settling Time	internal
					0: 5ns	
					1: 10ns	
					2: 15ns	
					3: 20ns	
	[3:2]	2'h1	r/w	dfe_ana_settle_ff[1:0]	DFE Floating Tap Settling Time	internal
					0: 5ns	
					1: 10ns	
					2: 15ns	
					3: 20ns	
	[1:0]	2'h1	r/w	dfe_ana_settle_dc[1:0]	DFE DC Settling Time	internal
					0: 100ns	
					1: 200ns	
					2: 300ns	
					3: 400ns	
						
	# addr = 0xa118			dfe_static_reg3		
	[31:14]	0	r/w	RESERVED		
	13	0	r/w	dfe_f1_sign_xor	DFE F1 Sign XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	12	0	r/w	dfe_dc_sign_xor	DFE DC Sign XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	11	0	r/w	ana_rx_dfe_f0_pol_d_xor	ANA_RX_DFE_F0_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	10	0	r/w	ana_rx_dfe_f0_pol_s_xor	ANA_RX_DFE_F0_POL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	9	0	r/w	ana_rx_dfe_f1_pol_d_xor	ANA_RX_DFE_F1_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	8	0	r/w	ana_rx_dfe_f1_pol_s_xor	ANA_RX_DFE_F1_POL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	7	0	r/w	ana_rx_dfe_f2_pol_d_xor	ANA_RX_DFE_F2_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	6	0	r/w	ana_rx_dfe_f2_pol_s_xor	ANA_RX_DFE_F2_POL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	5	0	r/w	ana_rx_dfe_f3_pol_d_xor	ANA_RX_DFE_F3_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	4	0	r/w	ana_rx_dfe_f3_pol_s_xor	ANA_RX_DFE_F3_POL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	3	0	r/w	ana_rx_data_slicer_path_switch_e_xor	ANA_RX_DATA_SLICER_PATH_SWITCH_E XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	2	0	r/w	ana_rx_data_slicer_path_switch_o_xor	ANA_RX_DATA_SLICER_PATH_SWITCH_O XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	1	0	r/w	ana_rx_path_sel_d_xor	ANA_RX_PATH_SEL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	0	0	r/w	ana_rx_path_sel_s_xor	ANA_RX_PATH_SEL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
						
	# addr = 0xa11c			dfe_static_reg4	DFE tap dac settlement counter	
	[31:24]	8'hf	r/w	dfe_ana_settle_20ns[7:0]	20 NS In Number Of DFE Clock	internal
	[23:16]	8'hb	r/w	dfe_ana_settle_15ns[7:0]	15 NS In Number Of DFE Clock	internal
	[15:8]	8'h8	r/w	dfe_ana_settle_10ns[7:0]	10 NS In Number Of DFE Clock	internal
	[7:0]	8'h4	r/w	dfe_ana_settle_5ns[7:0]	5 NS In Number Of DFE Clock	internal
						
	# addr = 0xa120			dfe_static_reg5	DFE tap dac settlement counter	
	[31:24]	8'hff	r/w	dfe_ana_settle_400ns[7:0]	400 NS In Number Of DFE Clock	internal
	[23:16]	8'hd3	r/w	dfe_ana_settle_300ns[7:0]	300 NS In Number Of DFE Clock	internal
	[15:8]	8'h8d	r/w	dfe_ana_settle_200ns[7:0]	200 NS In Number Of DFE Clock	internal
	[7:0]	8'h47	r/w	dfe_ana_settle_100ns[7:0]	100 NS In Number Of DFE Clock	internal
						
	# addr = 0xa124			dfe_static_reg6	DFE tap dac settlement counter	
	[31:28]	0	r/w	RESERVED		
	[27:16]	12'hfff	r/w	dfe_ana_settle_f1_track[11:0]	DFE F1 Settling Time During Tracking	internal
	[15:12]	0	r/w	RESERVED		
	[11:0]	12'h47	r/w	dfe_ana_settle_f1_train[11:0]	DFE F1 Settling Time During Training	internal
								
	# addr = 0xa200			mcu_control_0	MCU CMN Control Register 0			
	[31:4]	0	r/w	RESERVED				
	3	0	r/w	MCU_EN_LANE3	Enable MCU Lane 3			
					1 : Enable MCU lane3			
					0 : Disable MCU lane3			
					Do not enable MCU before program is loaded			
	2	0	r/w	MCU_EN_LANE2	Enable MCU Lane 2			
					1 : Enable MCU lane2			
					0 : Disable MCU lane2			
					Do not enable MCU before program is loaded			
	1	0	r/w	MCU_EN_LANE1	Enable MCU Lane 1			
					1 : Enable MCU lane1			
					0 : Disable MCU lane1			
					Do not enable MCU before program is loaded			
	0	0	r/w	MCU_EN_LANE0	Enable MCU Lane 0			
					1 : Enable MCU lane0			
					0 : Disable MCU lane0			
					Do not enable MCU before program is loaded			
								
	# addr = 0xa204			mcu_control_1	MCU CMN Control Register 1			
	[31:9]	0	r/w	RESERVED				
	8	0	r/w	hold_mcu_lane0	MCU Lane0 Hold Mode Request	internal		
					Force the CPU to stop program execution and enter the Hold Mode			
					1 : Set MCU lane 0 into hold mode			
					0 : Normal operation			
	[7:1]	0	r/w	RESERVED				
	0	0	r/w	SET_MCU_INT_LANE0 	Interrupt MCU Lane0			
					1 : Send interrupt to MCU Lane0			
					0 : Normal operation			
								
	# addr = 0xa208			mcu_control_2	MCU CMN Control Register 2			
	[31:9]	0	r/w	RESERVED				
	8	0	r/w	hold_mcu_lane1	MCU Lane1 Hold Mode Request	internal		
					Force the CPU to stop program execution and enter the Hold Mode			
					1 : Set MCU lane 1 into hold mode			
					0 : Normal operation			
	[7:1]	0	r/w	RESERVED				
	0	0	r/w	SET_MCU_INT_LANE1	Interrupt MCU Lane1			
					1 : Send interrupt to MCU Lane1			
					0 : Normal operation			
								
	# addr = 0xa20c			mcu_control_3	MCU CMN Control Register 3			
	[31:9]	0	r/w	RESERVED				
	8	0	r/w	hold_mcu_lane2	MCU Lane2 Hold Mode Request	internal		
					Force the CPU to stop program execution and enter the Hold Mode			
					1 : Set MCU lane 2 into hold mode			
					0 : Normal operation			
	[7:1]	0	r/w	RESERVED				
	0	0	r/w	SET_MCU_INT_LANE2	Interrupt MCU Lane2			
					1 : Send interrupt to MCU lane2			
					0 : Normal operation			
								
	# addr = 0xa210			mcu_control_4	MCU CMN Control Register 4			
	[31:9]	0	r/w	RESERVED				
	8	0	r/w	hold_mcu_lane3	MCU Lane3 Hold Mode Request	internal		
					Force the CPU to stop program execution and enter the Hold Mode			
					1 : Set MCU lane 3 into hold mode			
					0 : Normal operation			
	[7:1]	0	r/w	RESERVED				
	0	0	r/w	SET_MCU_INT_LANE3	Interrupt MCU Lane3			
					1 : Send interrupt to MCU lane3			
					0 : Normal operation			
								
	# addr = 0xa214			MCU_Debug0	MCU CMN Debug Register 0			
	[31:24]	8'h0	r/w	mcu_debug_cmn_3[7:0]	For Firmware Use	internal		
	[23:16]	8'h0	r/w	mcu_debug_cmn_2[7:0]	For Firmware Use	internal		
	[15:8]	8'h0	r/w	mcu_debug_cmn_1[7:0]	For Firmware Use	internal		
	[7:0]	8'h0	r/w	mcu_debug_cmn_0[7:0]	For Firmware Use	internal		
								
	# addr = 0xa218			MCU_Debug1	MCU CMN Debug Register 1			
	[31:24]	8'h0	r/w	mcu_debug_cmn_7[7:0]	For Firmware Use	internal		
	[23:16]	8'h0	r/w	mcu_debug_cmn_6[7:0]	For Firmware Use	internal		
	[15:8]	8'h0	r/w	mcu_debug_cmn_5[7:0]	For Firmware Use	internal		
	[7:0]	8'h0	r/w	mcu_debug_cmn_4[7:0]	For Firmware Use	internal		
								
	# addr = 0xa21c			memory_control_0	Memory Control Register 0			
	[31:11]	0	r/w	RESERVED				
	10	0	r/w	pram_pdwn	Put The Memory In A Reduced Leakage Mode.	internal		
					1: Reduced Leakage Mode			
					0: Normal Operation Mode			
	9	0	r/w	pram_pdlvmc	Select Leakage Reduction Mode Options When PDWN Is Asserted. For Debug Only	internal		
	8	0	r/w	pram_pdfvssm	Select Leakage Reduction Mode Options When PDWN Is Asserted. For Debug Only	internal		
	[7:6]	0	r/w	RESERVED				
	[5:3]	3'h2	r/w	pram_rtc[2:0]	Program Memory Read Timing Control For Debug Only	internal		
	[2:0]	3'h2	r/w	pram_wtc[2:0]	Program Memory Write Timing Control For Debug Only	internal		
								
	# addr = 0xa220			memory_control_1	Memory Control Register 1			
	[31:9]	0	r/w	RESERVED				
	8	0	r/w	xram_cmn_pdwn	Common Data Memory Power Down Control	internal		
					Put the memory in a reduced leakage mode.			
					1: Reduced Leakage Mode			
					0: Normal Operation Mode			
	7	0	r/w	xram_cmn_pdlvmc	Common Data Leakage Control For LVMC	internal		
					Select leakage reduction mode options when PDWN is asserted.			
	6	0	r/w	xram_cmn_pdfvssm	Comon Data Memory Leakage Control For FVSSM	internal		
					Select leakage reduction mode options when PDWN is asserted.			
	[5:3]	3'h1	r/w	xram_cmn_wtc[2:0]	Common Xdata Ram Write Timing Control For Debug Only	internal		
	[2:0]	3'h1	r/w	xram_cmn_rtc[2:0]	Common Xdata Ram Read Timing Control For Debug Only	internal		
								
	# addr = 0xa224			memory_control_2	Memory Control Register 2			
	[31:0]	32'h0	r/w	PMEM_CHECKSUM_EXP[31:0]	Program Memory Expected Checksum Value			
					User shall calculate firmware checksum and write to this register			
								
	# addr = 0xa228			memory_control_3	Memory Control Register 3			
	[31:0]	32'h0	r	PMEM_CHECKSUM[31:0]	Program Memory Checksum Result			
					Checksum Calculated During Firmware Loading			
								
	# addr = 0xa22c			memory_control_4	Memory Control Register 4			
	[31:3]	0	r/w	RESERVED				
	2	0	r/w	ecc_enable	Enable Memory ECC Function	internal		
					1: Enable Memory ECC Function			
					0: Disable Memory ECC Function			
	1	0	r	PMEM_CHECKSUM_PASS	PRAM Checksum Comparison Result			
					Checksum Comparison Result Between PMEM_CHECKSUM_EXP[31:0] And PMEM_CHECKSUM[31:0]			
					1: Checksum is correct			
					0: Checksum is not correct			
	0	0	r/w	PMEM_CHECKSUM_RESET	Checksum Reset			
					Reset Checksum Calculation Of PMEM_CHECKSUM[31:0]			
					1: Reset PMEM_CHECKSUM[31:0]			
					0: Normal Checksum Operation			
								
	# addr = 0xa230			mcu_clk_control	MCU Clock Control Register			
	[31:1]	0	r/w	RESERVED				
	0	0	r/w	mcu_clk_sel	MCU Clock Source Selection	internal		
					1: ANA_DIG_REF_CLK			
					0: PIN_MCU_CLK			
								
	# addr = 0xa234			mcu_info_0	MCU Information Register 0			
	[31:0]	32'h0	r/w	set_mcu_command0_lane0[31:0]	For Firmware Use	internal		
					[0] : POWERUP_SIMPLE			
					   1= power up simple			
					   0= normal (default)			
					[1] : FORCE_EXIT_CAL			
					   1= forced exit calibration			
					   0= normal (default) 			
					[4:2] : BYPASS_DELAY (number)			
					   0= normal (default) 			
					   1-3=delay_time/2^number			
					   4-7=force delay_time=0			
					[5] : BYPASS_power on_DELAY			
					   1=bypass power on delay			
					   0=normal (default)			
					[6] : BYPASS_XDAT_INIT			
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)			
					   0=normal (default)			
					[7] : Check_Speed_Table_Load			
					   1=check speed table enable			
					   FW sweeps all the speed table value by using mcu_debug**:			
					     MCU_DEBUG2_LANE = table index count for each gen 			
					     MCU_DEBUG4_LANE = gen 			
					     MCU_DEBUG3_LANE = speed data value			
					   0=normal (default)			
					[8] : BYPASS_speed table_LOAD			
					   1=bypass speed table load			
					   0=normal (default)			
								
	# addr = 0xa238			mcu_info_1	MCU Information Register 1			
	[31:0]	32'h0	r/w	set_mcu_command0_lane1[31:0]	For Firmware Use	internal		
					[0] : POWERUP_SIMPLE			
					   1= power up simple			
					   0= normal (default)			
					[1] : FORCE_EXIT_CAL			
					   1= forced exit calibration			
					   0= normal (default) 			
					[4:2] : BYPASS_DELAY (number)			
					   0= normal (default) 			
					   1-3=delay_time/2^number			
					   4-7=force delay_time=0			
					[5] : BYPASS_power on_DELAY			
					   1=bypass power on delay			
					   0=normal (default)			
					[6] : BYPASS_XDAT_INIT			
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)			
					   0=normal (default)			
					[7] : Check_Speed_Table_Load			
					   1=check speed table enable			
					   FW sweeps all the speed table value by using mcu_debug**:			
					     MCU_DEBUG2_LANE = table index count for each gen 			
					     MCU_DEBUG4_LANE = gen 			
					     MCU_DEBUG3_LANE = speed data value			
					   0=normal (default)			
					[8] : BYPASS_speed table_LOAD			
					   1=bypass speed table load			
					   0=normal (default)			
								
	# addr = 0xa23c			mcu_info_2	MCU Information Register 2			
	[31:0]	32'h0	r/w	set_mcu_command0_lane2[31:0]	For Firmware Use	internal		
					[0] : POWERUP_SIMPLE			
					   1= power up simple			
					   0= normal (default)			
					[1] : FORCE_EXIT_CAL			
					   1= forced exit calibration			
					   0= normal (default) 			
					[4:2] : BYPASS_DELAY (number)			
					   0= normal (default) 			
					   1-3=delay_time/2^number			
					   4-7=force delay_time=0			
					[5] : BYPASS_power on_DELAY			
					   1=bypass power on delay			
					   0=normal (default)			
					[6] : BYPASS_XDAT_INIT			
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)			
					   0=normal (default)			
					[7] : Check_Speed_Table_Load			
					   1=check speed table enable			
					   FW sweeps all the speed table value by using mcu_debug**:			
					     MCU_DEBUG2_LANE = table index count for each gen 			
					     MCU_DEBUG4_LANE = gen 			
					     MCU_DEBUG3_LANE = speed data value			
					   0=normal (default)			
					[8] : BYPASS_speed table_LOAD			
					   1=bypass speed table load			
					   0=normal (default)			
								
	# addr = 0xa240			mcu_info_3	MCU Information Register 3			
	[31:0]	32'h0	r/w	set_mcu_command0_lane3[31:0]	For Firmware Use	internal		
					[0] : POWERUP_SIMPLE			
					   1= power up simple			
					   0= normal (default)			
					[1] : FORCE_EXIT_CAL			
					   1= forced exit calibration			
					   0= normal (default) 			
					[4:2] : BYPASS_DELAY (number)			
					   0= normal (default) 			
					   1-3=delay_time/2^number			
					   4-7=force delay_time=0			
					[5] : BYPASS_power on_DELAY			
					   1=bypass power on delay			
					   0=normal (default)			
					[6] : BYPASS_XDAT_INIT			
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)			
					   0=normal (default)			
					[7] : Check_Speed_Table_Load			
					   1=check speed table enable			
					   FW sweeps all the speed table value by using mcu_debug**:			
					     MCU_DEBUG2_LANE = table index count for each gen 			
					     MCU_DEBUG4_LANE = gen 			
					     MCU_DEBUG3_LANE = speed data value			
					   0=normal (default)			
					[8] : BYPASS_speed table_LOAD			
					   1=bypass speed table load			
					   0=normal (default)			
								
	# addr = 0xa244			mcu_info_4	MCU Information Register 4			
	[31:0]	32'h0	r	mcu_status0_lane0[31:0]	For Firmware Use	internal		
					This register is a mirror register of reg_mcu_status_lane[31:0] in mcu_lane.			
					[7:0] PHY_STATE			
					 phy_state #: phy state name (current) - function call			
					0x0 : ST_INIT                			
					0x1 : ST_OOR                 			
					0x2 : ST_POSEQ              -  PowerUp_Seq			
					0x3 : ST_CAL                   - Calibration			
					0x4 : ST_PROCESS_CAL - proc_cal       			
					0x5 : ST_PLL_CAL            -  pll_cal			
					0x6 : ST_PLLDCC_CAL     - plldcc_cal	      		
					0x7 : ST_VDD_CAL           - vdd_cal			
					0x8 : ST_RXDCC_DLL_CAL -  rxdcc_dll_cal			
					0x9 : ST_DLL_COMP_CAL  - dll_comp_cal			
					0x0a : ST_DLL_GM_CAL     - dll_gm_cal			
					0x0b : ST_DLL_VDDA_CAL   - dll_vdda_cal			
					0x0c : ST_DLL_EOM_GM_CAL   - dll_eom_gm_cal			
					0x0d : ST_DLL_EOM_VDDA_CAL    - dll_eom_vdda_cal			
					0x0e : ST_RXDCC_C_CAL     - rxdcc_center_cal    			
					0x0f : ST_RXALIGN90_CAL       			
					0x10 : ST_RXALIGN90CMP_CAL    			
					0x11 : ST_RXDCC_EOM_CAL       - rxdcc_eom_cal			
					0x12 : ST_EOM_ALIGN_CAL       - eom_align_cal			
					0x13 : ST_SAMPLER_CAL         - sampler_cal			
					0x14 : ST_SQ_CAL               - squelch_cal			
					0x15 : ST_TXDCC_CAL          - txdcc_cal			
					0x16 : ST_TXDETECT_CAL   - txdetect_cal			
					0x17 : ST_RXIMP_CAL       - rximp_cal			
					0x18 : ST_TXIMP_CAL       - tximp_cal			
					0x19 : ST_SPDCHG          - Speed Change			
					0x1a : ST_SLUMBER         - Power_Slumber			
					0x1b : ST_P2_WK	           		
					0x1c : ST_PSLUMBER_TX    - Power_Patial_Slumber			
					0x1d : ST_PSLUMBER_RX    - Power_Patial_Slumber     			
					0x1e : ST_P2_BEACON       - Power_P2_BEACON	       		
					0x1f : ST_TXDETRX              - Power_TXDETRX		       	
					0x20 : ST_P2_TXDETRX       - Power_P2_TXDETRX			
					0x21 : ST_P2			       
					0x22 : ST_P1                      			       
					0x23 : ST_P1_WK		       	
					0x24 : ST_P1OFF_WK		       	
					0x25 : ST_P1SNOOZE_WK	       		
					0x26 : ST_P1CLKREQ_WK	       		
					0x27 : ST_PLLREADY            			
					0x28 : ST_TRXTRAIN        - TRX_Train			
					0x29 : ST_TXTRAIN          - tx_train			
					0x2a : ST_RXTRAIN         - rx_train			
					0x2b : ST_NORMAL              			
					0x2c : ST_DTL                 - RX_Init			
					0x2d : ST_EOM                 			
					0x2e : ST_POFF_TXDETRX  - P0Off_TXDETRX	       		
					0x2f : ST_SLUMBER_WK  - Power_Slumber_Wakeup	       		
					0x30 : ST_SLUMBER_CLK	       		
					0x31 : ST_PLLTEMP_CAL - pll_temp_cal			
					   * bold phy_states are for top state control, others are informational.			
					[15:8] PHY_NS			
					  new phy state, same value as PHY_STATE			
					[23:16] PHY_CHECK_LANE for multilane support			
					[31:24] Interrupt service number 			
					  0 - 12: external interrupt0 - external interrupt12			
								
	# addr = 0xa248			mcu_info_5	MCU Information Register 5			
	[31:0]	32'h0	r	mcu_status0_lane1[31:0]	For Firmware Use	internal		
					same as mcu_status_lane0[31:0]			
								
	# addr = 0xa24c			mcu_info_6	MCU Information Register 6			
	[31:0]	32'h0	r	mcu_status0_lane2[31:0]	For Firmware Use	internal		
					same as mcu_status_lane0[31:0]			
								
	# addr = 0xa250			mcu_info_7	MCU Information Register 7			
	[31:0]	32'h0	r	mcu_status0_lane3[31:0]	For Firmware Use	internal		
					same as mcu_status_lane0[31:0]			
								
	# addr = 0xa254			mcu_info_8	MCU Information Register 8			
	[31:0]	32'h0	r/w	set_mcu_command1_lane0[31:0]	For Firmware Use	internal		
								
	# addr = 0xa258			mcu_info_9	MCU Information Register 9			
	[31:0]	32'h0	r/w	set_mcu_command1_lane1[31:0]	For Firmware Use	internal		
								
	# addr = 0xa25c			mcu_info_10	MCU Information Register 10			
	[31:0]	32'h0	r/w	set_mcu_command1_lane2[31:0]	For Firmware Use	internal		
								
	# addr = 0xa260			mcu_info_11	MCU Information Register 11			
	[31:0]	32'h0	r/w	set_mcu_command1_lane3[31:0]	For Firmware Use	internal		
								
	# addr = 0xa264			mcu_info_12	MCU Information Register 12			
	[31:0]	32'h0	r	mcu_status1_lane0[31:0]	For Firmware Use	internal		
								
	# addr = 0xa268			mcu_info_13	MCU Information Register 13			
	[31:0]	32'h0	r	mcu_status1_lane1[31:0]	For Firmware Use	internal		
								
	# addr = 0xa26c			mcu_info_14	MCU Information Register 14			
	[31:0]	32'h0	r	mcu_status1_lane2[31:0]	For Firmware Use	internal		
								
	# addr = 0xa270			mcu_info_15	MCU Information Register 15			
	[31:0]	32'h0	r	mcu_status1_lane3[31:0]	For Firmware Use	internal		
								
	# addr = 0xa274			mcu_info_16	MCU Information Register 16			
	[31:0]	32'h0	r/w	set_mcu_command_all_lane[31:0]	For Firmware Use	internal		
								
	# addr = 0xa278			mcu_info_17	MCU Information Register 17			
	[31:0]	32'h0	r	mcu_status0_and[31:0]	For Firmware Use	internal		
								
	# addr = 0xa27c			mcu_info_18	MCU Information Register 18			
	[31:0]	32'h0	r	mcu_status1_and[31:0]	For Firmware Use	internal		
								
	# addr = 0xa280			mcu_info_19	MCU Information Register 19			
	[31:0]	32'h0	r	mcu_status0_or[31:0]	For Firmware Use	internal		
								
	# addr = 0xa284			mcu_info_20	MCU Information Register 20			
	[31:0]	32'h0	r	mcu_status1_or[31:0]	For Firmware Use	internal		
								
	# addr = 0xa288			mem_irq	memory irq			
	[31:2]	0	r/w	RESERVED				
	1	0	r/w	int_cmn_mem_ecc_error_isr	Common Memory ECC Error IRQ	internal		
	0	0	r/w	int_pmem_ecc_error_isr	Program Memory ECC Error IRQ	internal		
								
	# addr = 0xa28c			mem_irq_mask	memory irq mask			
	[31:2]	0	r/w	RESERVED				
	1	0	r/w	int_cmn_mem_ecc_error_mask	Common Memory ECC Error IRQ Mask	internal		
	0	0	r/w	int_pmem_ecc_error_mask	Program Memory ECC Error IRQ Mask	internal		
								
	# addr = 0xa290			ana_if_cmn_reg0	Analog Interface Register 0			
	[31:24]	0	r/w	ana_reg_cmn_addr[7:0]	Common Analog Register ADDR Input	internal		
					Force analog input REG_CMN_ADDR_BOT and REG_CMN_ADDR_TOP when register ana_reg_cmn_force is 1 			
	[23:16]	0	r/w	ana_reg_cmn_wd[7:0]	Common Analog Register WD Input	internal		
					Force analog input REG_CMN_WD_BOT and REG_CMN_WD_BOT when register ana_reg_cmn_force is 1 			
	[15:8]	0	r	ana_reg_cmn_rd_out[7:0]	Common Analog Register RD_OUT Output	internal		
	7	0	r/w	ana_reg_cmn_rst	Common Analog Register RST Input	internal		
					Force analog input REG_CMN_RST_BOT and REG_CMN_RST_BOT when register ana_reg_cmn_force is 1 			
	6	0	r/w	ana_reg_cmn_we	Common Analog Register WE Input	internal		
					Force analog input REG_CMN_WE_BOT and REG_CMN_WE_BOT when register ana_reg_cmn_force is 1 			
	5	0	r/w	ana_reg_cmn_re	Common Analog Register RE Input	internal		
					Force analog input REG_CMN_RE_BOT and REG_CMN_RE_BOT when register ana_reg_cmn_force is 1 			
	4	0	r/w	ana_reg_cmn_force	Common Analog Register Force	internal		
					Force analog CMN register control			
	[3:2]	2'h0	r/w	ana_reg_hd_dly_sel[1:0]	Analog Register Hold Time Select	internal		
	[1:0]	2'h0	r/w	ana_reg_su_dly_sel[1:0]	Analog Register Setup Time Select	internal		
						
	# addr = 0xa300			test0	Common Test Registers 0	
	[31:16]	16'h0	r/w	dig_rsvd0[15:0]	Digital Reserved Registers 0	internal
	[15:0]	16'h0	r/w	dig_int_rsvd0[15:0]	Digital Internal Reserved Registers 0	internal
						
	# addr = 0xa304			test1	Common Test Registers 1	
	[31:16]	16'h0	r/w	ana_cmn_rsvd0[15:0]	Analog Common Reserved Registers 0	internal
	[15:0]	16'h0	r/w	ana_cmn_rsvd1[15:0]	Analog Common Reserved Registers 1	internal
						
	# addr = 0xa308			test2	Common Test Registers 2	
	31	0	r/w	stresstest_en	Stress Test Enable	internal
					This is used for analog port STRESSTEST_EN in normal function mode	
					0: Normal voltage	
					1: Voltage stress test	
	30	0	r/w	RESERVED		
	[29:24]	0	r/w	TESTBUS_SEL_LO0[5:0]	Second Level Test Bus Selection For Testbus Result	
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_lo1[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[15:0]	16'hff00	r/w	ana_cmn_ana_rsvd_in[15:0]	Analog CMN_ANA_RSVD_IN Input	internal
						
	# addr = 0xa30c			test3	Common Test Registers 3	
	[31:29]	0	r/w	TESTBUS_LANE_SEL0[2:0]	Lane Selection For Testbus Result	
					3'b000 : Lane 0	
					3'b001 : Lane 1	
					3'b010 : Lane 2	
					3'b011 : Lane 3	
	[28:23]	0	r/w	TESTBUS_SEL_HI0[5:0]	First Level Test Bus Selection For Testbus Result	
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[22:20]	0	r/w	testbus_lane_sel1[2:0]	Lane Selection For Optional Testbus Result	internal
					3'b000 : Lane 0	
					3'b001 : Lane 1	
					3'b010 : Lane 2	
					3'b011 : Lane 3	
	[19:14]	0	r/w	testbus_sel_hi1[5:0]	First Level Test Bus Selection For Opitional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	13	0	r/w	TESTBUS_HI8BSEL_8BMODE	Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.	
					0: The 8 LSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]	
					1: The 8 MSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]	
	[12:8]	0	r/w	RESERVED		
	[7:4]	0	r/w	testbus_sel_order0[3:0]	Rotate Testbus Order To The Left	internal
					0: [15:0]	
					1: [14:0][15]	
					2: [13:0][15:14]	
					. . .	
	[3:0]	0	r/w	testbus_sel_order1[3:0]	Rotate Optional Testbus Order To The Left	internal
					0: [15:0]	
					1: [14:0][15]	
					2: [13:0][15:14]	
					. . .	
						
	# addr = 0xa310			test4	Common Test Registers 4	
	[31:16]	0	r/w	testbus_sel_swap[15:0]	Select Which Testbus Result And Optional Testbus Result To Be Swapped	internal
					0: Select Testbus	
					1: Select Optional Testbus	
	[15:0]	16'h0	r	DIG_TEST_BUS[15:0]	Digital Test Bus Register Read Out.	
					User Can Read The Selected 16-bit Testbus Value From This Register.	
					Provides internal status signals or flags selected by testbus_sel_hi0[5:0], testbus_sel_lo0[5:0]	
						
	# addr = 0xa314			system	Common System Registers	
	[31:29]	3'h0	r/w	LANE_SEL[2:0]	Register Lane Selection.	
					These registers select which lane to program.	
					3'b000: First lane	
					3'b001: Second lane	
					Others: N-1 lane	
	28	0	r/w	RESERVED		
	27	1	r/w	BROADCAST	Register Broadcast Mode.	
					This register indicates that the PHY is in Broadcast mode	
					0: Not in Broadcast mode. Program LANE_SEL[2:0] To access each lane.	
					1: APB and SIF Broadcast to all lanes. LANE_SEL[2:0] is ignored.	
	[26:24]	3'h4	r/w	PHY_MODE[2:0]	PHY Mode	
					These registers select the current PHY mode	
					3'b000: SATA	
					3'b001: SAS	
					3'b010: RESERVED	
					3'b011: PCIE	
					3'b100: SERDES	
					3'b101: USB3	
					All other values: modes currently not supported.	
	23	0	r/w	PHY_ISOLATE_MODE	PHY Isolate Mode	
					0: PHY is in Normal mode	
					1: PHY is in Isolation mode. (This is used to isolate the PHY from outside logic to test it in standalone mode.)	
	22	0	r/w	SFT_RST_NO_REG_FM_REG	Software Reset From Register	
					0: PIN_RESET_CORE and register SFT_RST_NO_REG reset internal logic	
					1: Register SFT_RST_NO_REG resets internal logic	
	21	0	r/w	SFT_RST_NO_REG	Software Reset For Internal Logic.	
					Soft reset internal logic except control registers. It shall be set to 0 to release reset	
					0: Not reset	
					1: Reset	
	20	0	r/w	SFT_RST_ONLY_REG	PHY Register Soft Reset With Auto Clear.	
					This register resets all PHY registers to default values including itself. It doesn't reset any PHY state machines. After this register is set to 1h, it is cleared back to 0h automatically. This field is ORed with PIN_RESET to generate a reset for all PHY registers. 	
					0: No reset	
					1: Reset	
	19	0	r/w	PHY_MODE_FM_REG	PHY Mode Select From Registers	
					PHY mode is determined by register instead of input pins	
					1'b1 : PHY mode is determined by register PHY_MODE[2:0]	
					1'b0 : PHY mode is determined by PIN_PHY_MODE[2:0]	
	[18:16]	3'h4	r	pin_phy_mode_rd[2:0]	PHY Mode Result From Either Register PHY_MODE[2:0] Or PIN_PHY_MODE[2:0]	internal
					These registers show the result of phy mode	
					3'b000: SATA	
					3'b001: SAS	
					3'b010: RESERVED	
					3'b011: PCIE	
					3'b100: SERDES	
					3'b101: USB3	
					All other values: modes currently not supported.	
	[15:2]	0	r/w	RESERVED		
	1	0	r/w	bus_clk_reset_en	Bus Clock Reset Control	internal
					1'b1 : fm_pin_reset_core resets bus clock domain Logic	
					1'b0 : fm_pin_reset_core does not reset bus clock domain logic	
	0	0	r/w	rst_reg_clk_cmn	Reset Common Control Registers	internal
					1: Reset	
					0: Not reset	
						
	# addr = 0xa318			pm_cmn_reg1	Power Control Common Register 1	
	31	0	r/w	refclk_dis_fm_pm	Disable Reference Clock	internal
					Disable reference clock in PCIE mode. This register must follow power control and speed change sequence. It is controlled by firmware.	
					0: Not disable REFCLK	
					1: Disable REFCLK	
	30	0	r/w	ana_pu_bg_force	Analog PU_BG Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register pu_bg	
	29	0	r	pin_pu_ivref_rd	Internal Pu_ivref Read Value	internal
	28	0	r/w	ana_pu_bg	Power Up Analog BG	internal
					1: Power up analog BG	
					0: Power down analog BG	
	27	0	r/w	pcie_use_sata_mode	PCIE Test Mode	internal
					0: PCIE/USB follows PIPE power state	
					1: PCIE/USB follows SATA power state	
	26	0	r/w	ana_pu_pll	Power Up Analog PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL	
					0: Power down analog PLL	
	25	0	r/w	ana_pu_pll_ring	Power Up Analog PLL Ring	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL Ring	
					0: Power down analog PLL Ring	
	24	0	r/w	ana_pu_pll_dly	Power Up Analog PLL Delay	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL Delay	
					0: Power down analog PLL Delay	
	23	0	r/w	ana_pu_ivref_force	Analog PU_IVREF Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref	
	22	0	r/w	ana_pu_pll_force	PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection	internal
					0: Controlled by internal logic	
					1: Use registers ana_pu_pll to control ana_pu_pll	
					ana_pu_pll_ring to control ana_pu_pll_ring	
					ana_pu_pll_dly to control ana_pu_pll_dly	
					ana_pu_pll_dly_ring to control ana_pu_pll_dly_ring	
	21	0	r/w	ana_pu_ivref_dly1_force	Analog PU_IVREF_DLY1 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly1	
	20	0	r	pu_pll_or	Logic OR Of All PU PLL Value	internal
					This register indicates any PIN_PU_PLL is high in multiple lane design	
					1'b0: All PIN_PU_PLL is low	
					1'b1: At least one PIN_PU_PLL is high	
	19	0	r/w	ana_pu_ivref_dly2_force	PU_IVREF_DLY2 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly2	
	18	0	r/w	ana_txclk_sync_en_pll_ring	Tx Clock Sync Enable For Ring PLL	internal
					1: Enable	
					0: Disable	
	17	0	r/w	ana_pu_ivref_dly3_force	PU_IVREF_DLY3 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly3	
	16	0	r	pin_refclk_dis_rd	PIN Referece Clock Disable Value	internal
	15	0	r	ana_pll_lock_ring_rd	PLL Lock Indicator For Ring PLL	internal
					0: PLL is not locked. Real time signal.	
					1: PLL is locked.	
					It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_RX instead.	
	14	0	r	ANA_PLL_LOCK_RD	PLL Lock Indicator	
					0: PLL is not locked. Real time signal.	
					1: PLL is locked.	
					It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_RX instead.	
	13	0	r/w	REFCLK_SEL	Reference Clock Selection	
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	12	1	r/w	reset_ana	Reset Analog Circuitry	internal
					This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.	
	11	0	r	pu_bg_rdy_rd	PIN BG READY Value Read	internal
	10	0	r/w	ana_ld_cal_data	Analog Load Calibration Data	internal
					This register is used to control analog input LD_CAL_DATA	
	9	1	r/w	ANA_FBCK_SEL	PLL Feedback Clock Selection	
					Select the feedback clock source from phase interpolator or not. If SSC is required or there is any Tx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.	
					0: Feedback clock is not from phase interpolator. The phase interpolator is off.	
					1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.	
	8	1	r/w	dtx_clk_off	DTX Clock Off	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	7	0	r	pin_refclk_sel_rd	Reference Clock Selection Read Value	internal
	6	0	r/w	ana_refclk_sel	Reference Clock Selection	internal
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	5	1	r/w	pwron_seq	Power Up Sequence Status	internal
					This register indicates the power up sequence is done or not. This register is controlled by PHY firmware.	
					0: Power up sequence is done.	
					1: Power up sequence is not done.	
	4	0	r/w	ana_txclk_sync_en_pll	Tx Clock Sync Enable For LC PLL	internal
					This register control analog input TXCLK_SYNC_EN_PLL	
	3	0	r	pu_bg_fell	PU_BG Fell	internal
					PU_BG falling edge was captured. This register is used by firmware.	
	2	1	r/w	ANA_FBCK_SEL_RING	PLL Feedback Clock Selection For Ring PLL	
					This register selects the feedback clock source from phase interpolator or not. If SSC is required or there is any Tx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.	
					0: Feedback clock is not from phase interpolator. The phase interpolator is off.	
					1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.	
	1	0	r	pu_ivref_fell	PU_ivref Fell	internal
					PU_ivref falling edge was captured. This register is used by firmware.	
	0	1	r/w	dtx_clk_off_ring	DTX Clock Off For Ring PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
						
	# addr = 0xa31c			input_cmn_pin_reg0	Input Interface Register0	
	31	0	r/w	isolation_enb_force	ISOLATION_ENB Control Selection.	internal
					1: Analog ISOLATION_ENB is controlled by register isolation_enb	
					0: Analog ISOLATION_ENB is controlled by PIN_ISOLATION_ENB	
	30	1	r/w	isolation_enb	Set ISOLATION_ENB Value	internal
					This regiser is valid only when isolation_enb_force = 1.	
	[29:23]	0	r/w	RESERVED		
	[22:7]	16'h0	r/w	reserved_input[15:0]	Reserved_input	internal
					Set value of reserved_input when register reserved_input_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	reserved_input_fm_reg	Reserved_input From Registers Selection	internal
					1: From registers reserved_input[15:0]	
					0: From PIN_RESERVED_INPUT when PIN_SCNTEST_ISO = 0 or from register reserved_input[15:0] When PIN_SCNTEST_ISO=1	
	5	0	r/w	bg_rdy	BG Is Ready	internal
					Set value of bg_rdy when register bg_rdy_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	bg_rdy_fm_reg	Bg_rdy Control From Registers Selection	internal
					1: From register bg_rdy	
					0: From PIN_BG_RDY when PIN_SCNTEST_ISO=0 or from register bg_rdy when PIN_SCNTEST_ISO=1	
	3	0	r/w	RESERVED		
	2	0	r/w	refclk_sel_fm_reg	Value Of Refclk_sel From Register Selection	internal
					1: From register refclk_sel	
					0: From PIN_REFCLK_SEL when PIN_SCNTEST_ISO=0 or from register refclk_sel when PIN_SCNTEST_ISO=1	
	1	0	r/w	pu_ivref	Power Up IVREF	internal
					Set value of pu_ivref when register pu_ivref_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_ivref_fm_reg	Pu_ivref Control From Register Selection	internal
					1: From register pu_ivref	
					0: From PIN_PU_IVREF when PIN_SCNTEST_ISO = 0 or from register pu_ivref when PIN_SCNTEST_ISO=1	
						
	# addr = 0xa320			input_cmn_pin_reg1	Input Interface Register1	
	[31:16]	16'h0	r/w	ana_cmn_ana_rsvd_out[15:0]	Analog Common Reserved Output	internal
					Set value of ana_cmn_ana_rsvd_out when register ana_cmn_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	15	0	r/w	ana_cmn_ana_rsvd_out_fm_reg	Ana_cmn_ana_rsvd_out From Register Selection	internal
	14	0	r/w	refclk_dis	Reference Clock Disable	internal
					Set value of refclk_dis when register refclk_dis_fm_reg is 1 or in isolation/scan mode.	
					1: Disable reference clock	
					0: Not disable reference clock	
	13	0	r/w	refclk_dis_fm_reg	Refclk_dis Control From Register Selection.	internal
					1: Controlled by register refclk_dis	
					0: Controlled by PIN_REFCLK_DIS ( PIN_SCNTEST_ISO=0) or by register refclk_dis (PIN_SCNTEST_ISO=1) or by PIPE logic (PIN_PIPE_SEL=1)	
	12	0	r/w	ana_processmon_fclk_rdy	Analog Process Monitor FCLK Ready	internal
					Set value of ana_processmon_fclk_rdy when register ana_processmon_fclk_rdy_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_processmon_fclk_rdy_fm_reg	Analog Process Monitor FCLK Ready Control From Register Slection	internal
					Force value of ana_processmon_fclk_rdy from register ana_processmon_fclk_rdy.	
	[10:6]	0	r/w	RESERVED		
	5	0	r/w	ref_fref_sel_fm_reg	Ref_fref_sel Control From Register Selection	internal
					1: Controlled by register REF_FREF_SEL[4:0]	
					0: Controlled by PIN_REF_FREF_SEL (PIN_SCNTEST_ISO=0) or by registers REF_FREF_SEL[4:0] ( PIN_SCNTEST_ISO=1)	
	[4:0]	5'h2	r/w	REF_FREF_SEL[4:0]	Reference Clock Frequency Select.	
					This registers indicate the reference clock frequency in MHz used at the SoC level for the PHY internal logic. 	
					5'h00: 25	
					5'h01: 30	
					5'h02: 40	
					5'h03: 50	
					5'h04: 62.5	
					5'h05: 100	
					5'h06: 125	
					5'h07: 156.25	
						
	# addr = 0xa324			input_cmn_pin_reg2	Input Interface Register2	
	[31:16]	16'h0	r/w	RESERVED[15:0]		
	15	0	r/w	RESERVED		
	[14:13]	2'h0	r/w	ana_tempc_level_todig[1:0]	Analog Temp Calibration Level To Digital	internal
					Set value of ana_tempc_level_todig when register ana_tempc_level_todig_fm_reg is 1 or PHY is in isolation/scan mode.	
	12	0	r/w	ana_tempc_level_todig_fm_reg	Analog Temp Calibration Level To Digital Control From Register Selection	internal
					Force value of ana_tempc_level_todig from register ana_tempc_level_todig.	
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	iddq	IDDQ Enable	internal
					Set IDDQ mode when regisrer iddq_fm_reg or phy_isolate_mode is 1	
	7	0	r/w	iddq_fm_reg	IDDQ Control From Register Selection	internal
					1: IDDQ mode is controlled by register iddq	
					0: IDDQ mode is controlled by PIN_IDDQ if when register phy_isolate_mode is 0	
	6	0	r/w	ana_dig_ref_clk	Set Value Of Ana_dig_ref_clk 	internal
					This register is valid when register ana_dig_ref_clk_fm_reg is 1 or PHY is in isolation/scan Mode.	
	5	0	r/w	ana_dig_ref_clk_fm_reg	Value Of Ana_dig_ref_clk From Register Selection.	internal
					This register is used with register ana_dig_ref_clk	
	4	0	r/w	ana_pll_lock_ring	Set Value Of Ana_pll_lock_ring 	internal
					This regisrter is valid when register ana_pll_lock_ring_fm_reg is 1 or PHY is in isolation/scan Mode.	
	3	0	r/w	ana_pll_lock_ring_fm_reg	Value Of Ana_pll_lock_ring Control From Register Selection	internal
					This register is used with register ana_pll_lock_ring	
	2	0	r/w	ana_pll_lock	Set Value Of Ana_pll_lock 	internal
					This register is valid when register ana_pll_lock_fm_reg is 1 or PHY is in isolation/scan Mode.	
	1	0	r/w	ana_pll_lock_fm_reg	Value Of Ana_pll_lock Control From Register Selection.	internal
					This register is used with register ana_pll_lock	
	0	0	r/w	ring_pll_disable	Ring PLL Disable	internal
					This register is used by firmware	
						
	# addr = 0xa328			ana_tsen_control	Input Interface Register3	
	[31:27]	5'h0	r	pin_ref_fref_sel_rd[4:0]	Reference Frequency Selection Read	internal
	26	0	r/w	ana_tsen_adc_rdy	Ana_tsen_adc_rdy 	internal
					Set value of ana_tsen_adc_rdy when register ana_tsen_adc_rdy_fm_reg is 1 or PHY is in isolation/scan mode.	
	25	0	r/w	ana_tsen_adc_rdy_fm_reg	Ana_tsen_adc_rdy Control From Register Selection	internal
					This register is used with register ana_tsen_adc_rdy	
	24	0	r/w	ana_cmn_impcal_out	Ana_cmn_impcal_out	internal
					Set value of ana_cmn_impcal_out when register ana_cmn_impcal_out_fm_reg is 1 or PHY is in isolation/scan mode.	
	23	0	r/w	ana_cmn_impcal_out_fm_reg	Value Of Ana_cmn_impcal_out Control From Register Selection	internal
					This register is used with register ana_cmn_impcal_out	
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	ana_vcoamp_hi	Analog VCO Amplitude High	internal
					Set value of ana_vcoamp_hi when register ana_vcoamp_hi_fm_reg is 1 or PH is in isolation/scan mode.	
	19	0	r/w	ana_vcoamp_hi_fm_reg	Analog VCO Amplitude High Control From Register Selection	internal
					This register is used with register ana_vcoamp_hi	
	18	0	r/w	burn_in_test	BURN_IN Test Mode	internal
					Set value of burn_in_test when register burn_in_test_fm_reg is 1 or PHY is in isolation/scan mode.	
	17	0	r/w	burn_in_test_fm_reg	Value Of Burn_in_test Control From Register Selection	internal
					This register is used with register burn_in_test	
	[16:12]	0	r/w	RESERVED		
	11	1	r/w	tsen_adc_rd_req	TSEN Data Read Request	internal
					0: Freeze ana_tsen_adc_data	
					1: Keep updating ana_tsen_adc_data	
	10	0	r	tsen_adc_rdy	TSEN Ready Signal For MCU	internal
					0: tsen_adc_data is invalid	
					1: tsen_adc_data is ready	
	[9:0]	10'h0	r	tsen_adc_data[9:0]	TSEN_ADC_DATA Output For MCU	internal
						
	# addr = 0xa32c			pllcal_reg0	PLL Calibration Related Register 0	
	[31:16]	0	r	fbc_pllcal_cnt[15:0]	Analog Feedback Clock Count Result	internal
					This value is used to compare feedback clock frequency against speed_thresh	
					When processmon_fclk_en = 1, this register is the count result for ANA_PROCESSMON_FCLK during process calibration	
					When processmon_fclk_en = 0 and fbc_pllcal_ring_en = 0, this register is the count result for ANA_FBC_PLLCAL during LC PLL calibration	
					When processmon_fclk_en = 0 and fbc_pllcal_ring_en = 1, this register is the count result for ANA_FBC_PLLCAL_RING during ring PLL calibration	
	[15:0]	16'h4f	r/w	fbc_cnt_timer[15:0]	Analog Feedback Clock Count Timer	internal
					The counters are based on reference clock. Count periodis 1us or 4us	
					If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us	
					If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us	
						
	# addr = 0xa330			pllcal_reg1	PLL Calibration Related Register 1	
	31	0	r/w	ana_pll_vcon_overth_ring	VCON_OVERTH_RING Register Value	internal
					Set value of pll_vcon_overth_ring when register ana_pll_vcon_overth_ring_fm_reg is 1 or PHY is in isolation/scan mode.	
	30	0	r/w	ana_pll_vcon_overth_ring_fm_reg	VCON_OVERTH_RING From Register Selecton	internal
					This register is used with register ana_pll_vcon_overth_ring	
	29	0	r/w	ana_pll_vddvco_overth_ring	VDDVCO_OVERTH_RING Register Value	internal
					Set value of pll_vddvco_overth_ring when register ana_pll_vddvco_overth_ring_fm_reg is 1 or PHY is in isolation/scan mode.	
	28	0	r/w	ana_pll_vddvco_overth_ring_fm_reg	VDDVCO_OVERTH_RING From Register Force	internal
					This register is used with register ana_pll_vddvco_overth_ring	
	27	1	r/w	reset_ana_ring	Reset Analog Ring PLL	internal
					Analog interface RESET_ANA_RING control register	
	[26:10]	0	r/w	RESERVED		
	9	0	r/w	fbc_pllcal_ring_en	PLL Calibration Clock Selection	internal
					0: Select FBC_PLLCAL from LC PLL in PLL calibration (set processmon_fclk_en = 0)	
					1: Select FBC_PLLCAL_RING from Ring PLL in PLL calibration (set processmon_fclk_en = 0)	
	8	0	r	ana_processmon_fclk_rdy_rd	Analog Process Monitor FCLK Ready Readback	internal
					Analog ANA_PROCESSMON_FCLK_RDY Readback Value	
	[7:4]	4'h8	r/w	ANA_PROCESS_VALUE[3:0]	Process Calibration Value To Analog	
					Typically, this field holds the result of process calibration	
	3	0	r/w	processmon_fclk_en	Process Calibration Clock Selection	internal
					0: Select FBC_PLLCAL or FBC_PLLCAL_RING in PLL calibration (depend on fbc_pllcal_ring_en)	
					1: Select PROCESSMON_FCLK in process calibration	
	2	0	r	ana_vcoamp_hi_rd	Analog VCO Amplitude Flag	internal
					Analog feedback flag VCOAMP_HI in PLL amplitude calibration	
	1	0	r	fbc_pllcal_cnt_ready	Feedback Clock Count Result Ready	internal
					This register is set to 1 to indicate the feedback clock count result fbc_pllcal_cnt[] is ready to read	
	0	0	r/w	fbc_cnt_start	Feedback Clock Count Start	internal
					Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt	
						
	# addr = 0xa334			clkgen_cmn_reg1	Clock gen cmn reg1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	refclk_dis_ack_force	PIN_REFCLK_DIS_ACK Control From Register Selection	internal
					0: PIN_REFCLK_DIS_ACK is controlled by internal logic	
					1: PIN_REFCLK_DIS_ACK is controlled by register value refclk_dis_ack	
	28	0	r/w	refclk_dis_ack	PIN_REFCLK_DIS_ACK Value	internal
					Valid only when register refclk_dis_ack_forceis 1.	
	27	0	r/w	ref_clk_en	Force Referece Clock Enable. 	internal
					This regisrter has highest priority and ignores the PIN_REFCLK_DIS value.	
	26	0	r/w	rst_fbc_pllcal_clk	Reset FBC PLL Calibration Clock	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	rst_pm_150m_clk	Reset Power Control  Clock	internal
					1: Reset	
					0: Not reset	
	24	0	r/w	rst_ref_clk	Reset Reference Clock	internal
					1: Reset	
					0: Not reset	
	23	1	r/w	pm_150m_clk_en	150M Clock Enable	internal
					This Clock is for power control module	
					1: Enable	
					0: Disable	
	[22:4]	0	r/w	RESERVED		
	3	1	r/w	EN_LANE3	Enable Lane 3	
	2	1	r/w	EN_LANE2	Enable Lane 2	
	1	1	r/w	EN_LANE1	Enable Lane 1	
	0	1	r/w	EN_LANE0	Enable Lane 0	
						
	# addr = 0xa338			spd_cmn_reg1	Speed control common register 1	
	[31:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	beacon_divider[1:0]	Clock Beacon Divider.	internal
					The clock frequency for beacon is 1/(beacon_divider + 1) of MCU clock frequency.	
	[7:0]	8'h95	r/w	cnt_ini[7:0]	Clock 1M Divider For Power Control	internal
					The clock for internal power control logic is 1/(beacon_divider + 1)/(cnt_ini+1) of MCU clock frequency.	
						
	# addr = 0xa33c			output_cmn_pin_reg0		
	[31:3]	0	r/w	RESERVED		
	2	0	r/w	ANA_CLK100M_125M_SEL	PIN_CLK100M_125M Clock Frequency Selection	
					0: Outputs 100MHz clock on PIN_CLK100M_125M	
					1: Outputs 125MHz clock on PIN_CLK100M_125M	
	1	0	r/w	ANA_CLK100M_125M_EN	PIN_CLK100M_125M Enable	
					0: Not enable	
					1: Enable	
	0	0	r/w	ana_clk100m_125m_div	Analog 100M 125M Clock Divider	internal
					0: Divide by 16 to generate 500M clock	
					1: Divide by 20 to generate 500M clock	
						
	# addr = 0xa340			cmn_calibration	_field description_	
	[31:16]	16'h31	r/w	ana_tsen_adc_clk_cnt[15:0]	Analog Temp Sensor Clock Frequency Count	internal
					Set ana_tsen_adc_clk frequency based on refclk	
	[15:12]	0	r/w	RESERVED		
	11	1	r/w	ana_tsen_adc_clk_en 	Analog Temp Sensor Clock Frequency Count Enable	internal
					Enable ana_tsen_adc_clk for analog temp. sensor	
	10	0	r/w	ana_tsen_adc_start	Analog Input TSEN_ADC_START Control	internal
	9	1	r/w	ana_tsen_adc_reset	Analog Input ANA_TSEN_ADC_RESET Control	internal
	8	0	r/w	ana_tsen_adc_en	Analog Input ANA_TSEN_ADC_EN Control	internal
	[7:4]	0	r/w	RESERVED		
	3	0	r	ana_cmn_impcal_out_rd	Analog ANA_CMN_IMPCAL_OUT	internal
	2	0	r/w	RESERVED		
	[1:0]	0	r	ana_tempc_level_todig_rd[1:0]	Analog Temp Calibration Level To Digital Indicator	internal
					Analog output flag ANA_TEMPC_LEVEL_TODIG valid during temp calibration 	
						
	# addr = 0xa344			_fieldname_	_field description_	
	[31:0]	0	r/w	RESERVED		
						
	# addr = 0xa348			input_cmn_pin_reg3	Input Interface Register4	
	[31:11]	0	r/w	RESERVED		
	10	0	r/w	ana_tsen_adc_data_fm_reg	Force Value Of Ana_tsen_adc_data From Register.	internal
	[9:0]	10'h0	r/w	ana_tsen_adc_data[9:0]	Ana_tsen_adc_data	internal
					Set value of ana_tsen_adc_data when register ana_tsen_adc_data_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0xa34c			pm_cmn_reg2	Power control common register 2	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	pu_tx_or	Logic OR'ed Value Of All PU_TX Signals	internal
					Logic OR All PU_TX Signals Together And Send To Analog CMN Block	
	26	0	r/w	ana_pll_clk_ready_pre0	PLL_CLK_READY_PRE0 Sigal Value For LC PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	25	0	r/w	ana_pll_clk_ready_pre1	PLL_CLK_READY_PRE1 Sigal Value For LC PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	24	0	r/w	ana_pll_clk_ready	PLL_CLK_READY Sigal Value For LC PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	23	0	r/w	ana_pll_clk_ready_pre0_ring	PLL_CLK_READY_PRE0 Sigal Value For Ring PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	22	0	r/w	ana_pll_clk_ready_pre1_ring	PLL_CLK_READY_PRE1 Sigal Value For Ring PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	21	0	r/w	ana_pll_clk_ready_ring	PLL_CLK_READY Sigal Value For LC PLL For Ring PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	20	0	r/w	RESERVED		
	19	0	r/w	ana_pu_ivref	Analog Input ANA_PU_IVREF Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	18	0	r/w	ana_pu_ivref_dly1	Analog Input ANA_PU_IVREF_DLY1 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	17	0	r/w	ana_pu_ivref_dly2	Analog Input ANA_PU_IVREF_DLY2 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	16	0	r/w	ana_pu_ivref_dly3	Analog Input ANA_PU_IVREF_DLY3 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	[15:11]	0	r/w	RESERVED		
	10	0	r/w	ana_pu_pll_dly_ring	Power Up Pll Delay For Ring PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	[9:0]	0	r/w	RESERVED		
						
	# addr = 0xa354			test5	_field description_	
	[31:16]	0	r/w	testbus_dbg[15:0]	Debug Dummy Register. 	internal
					Used For Shadow Register During Debug	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0xa3f8			cid_reg0	Chip ID	
	[31:28]	4'h4	r	CID0[7:4]	PHY Technology. 	
					This field defines the process node used for this PHY design.	
					{CID0 comes from the IP.}	
					4'b0000: 90 nm or 80 nm	
					4'b0001: 65 nm or 55 nm	
					4'b0010: 40 nm	
					4'b0011: 28 nm	
					4'b0100: 16nm	
					Other values: Reserved	
	[27:24]	4'h3	r	CID0[3:0]	PHY Type. 	
					This field defines the PHY type.	
					{CID0 comes from the IP.}	
					4'b0000: COMPHY-L	
					4'b0001: COMPHY-M	
					4'b0010: COMPHY-H	
					4'b0011: COMPHY-S	
					Others: Reserved	
	[23:20]	0	r	CID1[7:4]	Major Revision.	
					This field defines the all-layer change for a given PHY type. This field is incremented each time an all-layer revision is taped out.	
					{CID1 comes from the SoC.}	
	[19:16]	0	r	CID1[3:0]	Minor Revision.	
					This field defines a metal revision to a given PHY type. This field is incremented each time a metal revision is taped out for the PHY for a given major revision.	
					{CID1 comes from the SoC.}	
	[15:14]	2'h1	r	cid3[7:6]	Process Node	internal
					2'b00: FF+	
					2'b01: FFC	
					2'b10: Reserved	
					2'b11: Reserved	
	[13:12]	2'h0	r	cid3[5:4]	Foundry	internal
					2'b00: TSMC	
					2'b01: UMC	
					2'b10: Reserved	
					2'b11: Reserved	
	[11:10]	2'h3	r	cid3[3:2]	Chip Threshold	internal
					2'b00: SVT Only	
					2'b01: SVT + HVT	
					2'b10: SVT + LVT	
					2'b11: LVT Only	
	[9:8]	2'h3	r	cid3[1:0]	Digital Threshold	internal
					2'b00: SVT Only	
					2'b01: SVT + HVT	
					2'b10: SVT + LVT	
					2'b11: LVT Only	
	[7:0]	8'h10	r	cid2[7:0]	Main Revision	internal
					It is from CHIP_ID	
						
	# addr = 0xa3fc			cid_reg1	_field description_	
	[31:29]	3'h2	r	PHY_LANE_NUM[2:0]	Physical Number Of Lanes	
					The physically supported number of lanes in this PHY	
					3'h0: 1 lane	
					3'h1: 2 lanes	
					3'h2: 4 lanes	
					Others: reserved	
	[28:24]	0	r/w	RESERVED		
	[23:16]	8'h10	r	dig_id[7:0]	Digital Revision	internal
					dig_id[7:4]: Digital wrapper major Revision. Defines the all layer change for a given PHY type.	
					dig_id[3:0]: Digital wrapper Minor revision. Defines a metal revision to a given phy type and major revision. 	
					This field is incremented every time a metal revision is taped out for the PHY for a given major rev. 	
	[15:0]	16'h0000	r	ana_id[15:0]	Analog ID	internal
						
	# addr = 0xc000			GLOB_RST_CLK_CTRL 	Reset and Clock Control	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	MODE_P3_OSC_PCLK_EN	PCLK Enable During P3 State USB Mode Only	
					1'b0: PCLK is off	
					1'b1:  PCLK is driven by OSCCLK	
	25	0	r/w	MODE_CORE_CLK_FREQ_SEL	CORE_CLK Output Frequency Select In PCIE Mode	
					When mode_fixed_pclk = 0	
					1'b0:250Mhz	
					1'b1:500Mhz	
	24	0	r/w	PHY_RESET	Common PHY Reset	
					1'b0: normal operation	
					1'b1: common_phy reset	
	23	0	r/w	MODE_MULTICAST	Select Multicast Register Mode	
					1'b0: normal mode	
					1'b1: write to a lane-specific register results in a write to all lanes. The lane address bits are ignored in this mode	
	22	0	r/w	MODE_CORE_CLK_CTRL	CORE_CLK Output Control When Power Up Or P2 State	
					1'b0: gate core_clk output	
					1'b1: un-gate core_clk output	
	[21:20]	2'h2	r/w	MODE_REFDIV[1:0]	Reference Clock Divisor	
					This bit determines how sclk is generated from refclk_int	
					2'b00:divided by 1	
					2'b01:divided by 2	
					2'b10:divided by 4	
					2'b11:divided by 8	
	19	1	r/w	MODE_PIPE_WIDTH_32	PIPE Data Bus Width	
					USB Mode	
					1'b0: reserved	
					1'b1: 32-bit @ 125MHz at 5.0GT/s, 32-bit @ 312.5MHz at 10GT/s	
	ENUM				PCIe mode: valid only when mode_fixed_pclk = 0.	
					1'b0: reserved	
					1'b1: 32-bit	
	18	0	r/w	MODE_FIXED_PCLK	PHY Datapath Width Mode -- PCIE	
					1'b0: 32-bit @ 62.5MHz at 2.5GT/s, 32-bit @ 125MHz at 5.0GT/s, 32-bit @ 250Mhz at 8.0GT/s, 32-bit @ 500MHz at 16GT/s	
					1'b1: reserved	
	17	0	r/w	REG_RESET	PIPE Register Reset	
					This field resets all PIPE registers to their default values except itself.	
					After this field is set to 1h, the value is not cleared back to 0h automatically, and any PIPE register writes have no effect.	
					To enable PIPE register write, this field must be set back to 0h.	
					0h: No reset.	
					1h: Reset.	
	16	1	r/w	PIPE_SFT_RESET	PIPE Soft Reset	
					1'b0: normal mode	
					1'b1: This bit is OR-ed with the power-on reset of the PHY. This bit does not affect register values	
	[15:8]	8'h10	r	MAIN_REVISION[7:0]	Main-revision (PCIE PIPE PHY Top Revision ID)	
	[7:0]	8'h00	r	SUB_REVISION[7:0]	Sub-revision (PIPE Revision ID)	
						
	# addr = 0xc004			GLOB_CLK_SRC_LO 	Clock Source Low	
	31	0	r/w	CFG_USE_ASYNC_CLKREQN	Use Asynchronous Mac_phy_clk_req_n Signaling From MAC	
					0: use synchronous mac_phy_clk_req_n signaling	
					1: use asynchronous mac_phy_clk_req_n signaling	
	30	0	r/w	CFG_CLK_SRC_MASK	Clock Source Mask Bit For Master Lane To Handle Lane Turn Off Signaling	
					0: when the lane is master lane, the whole lane is not disabled by lane turn off signaling.	
					1: when the lane is master lane, only power management block of the lane is not disabled by lane turn off signaling, but other blocks of the lane are disabled by lane turn off signaling.	
	29	0	r/w	CFG_USE_LANE_ALIGN_RDY	Use Pin_lane_align_ready Signal From ComPhy As Lane Alignment Status Instead Of PLL_READY_DLY Timer	
					0: do not use pin_lane_align_ready signal	
					1: use pin_lane_align_ready signal	
	28	0	r/w	CFG_SLOW_LANE_ALIGN	Select Slow Lane Alignment Mode To Double Delay Time Of PLL_READY_DLY Timer At Bit[23:21]	
					0: fast lane alignment mode, delay time of PLL_READY_DLY timer is 1x of bit[23:21]	
					1: slow lane alignment mode, delay time of PLL_READY_DLY timer is 2x of bit[23:21]	
	27	0	r/w	CFG_FORCE_OCLK_EN	Force Oclk Gating Enable	
					0: disable	
					1: enable	
	26	0	r/w	MODE_P2_OFF	P2 Off Mode Enable. This Bit Control Whether Power Management State Macine Goes Into P2.off State When The Mac Drives The Pipephy Into P2 State And Deassert Mac_phy_clk_req_n Signal, To Exit P2.off. In P2.off State, Reference Clock Can Be Removed; Rxelectricalidle Detector And Tx Common Mode Circuit Are Disabled. To Exit P2.off State, PCIe System Must Asser Perst And Mac Layer Must Assert The Core_rst_n Reset Pin Of The PIPE_PHY	
					1'b0: p2.off state is disabled	
					1'b1: p2.off state is enabled	
	25	0	r/w	CFG_USE_ALIGN_CLK	Use Lane_txclk_ref Signal As Align Clock To Reset Txclk Divider (source Of Pclk In 32-bit Mode)	
					1'b0: do not use lane_txclk_ref signal as align clock	
					1'b1: use lane_txclk_ref signal as align clock	
	24	0	r/w	BUNDLE_PLL_RDY	Bundles Pin_pll_ready_tx Signals From All Comphys Within The Pcie Link In Multi-lane Cases	
					1;b0: do not bundle pin_pll_ready_Tx signals	
					1;b0: bundle pin_pll_ready_Tx signals	
	[23:21]	3'h0	r/w	PLL_READY_DLY[2:0]	Delay ComPHY Signal Pin_pll_ready_tx Before Use It.	
					At Gen1 speed: Delay Time = (128 x pll_ready_dly x 2^N) REFCLK cycles, where N = mode_refdiv, bit[5:4] of reg 0x1C1.	
					At Gen2 or Gen3 speed: Delay Time = (64 x pll_ready_dly x 2^N) REFCLK cycles, where N = mode_refdiv, bit[5:4] of reg 0x1C1.	
	20	1	r/w	BUNDLE_SAMPLE_CTRL	Bundle Signal Sampling Control.	
					1'b0:sample bundle signals from local lane and external lanes at the same PCLK cycle	
					1'b1:sample bundle signals from local lane and external lanes at different PCLK cycles	
	[19:16]	4'h1	r/w	MODE_CLK_SRC[3:0]	Each Bit Indicates That PCLK Is Generated From That Lane. This Register Also Controls How The PHY Lanes Are Partitioned Into Links.	
					Exactly one lane must be selected within each link. This is the selection for lanes 0 through 3.	
					4'b0001: x4 link, PCLK is generated from lane 0	
					4'b0010: x4 link, PCLK is generated from lane 1	
					4'b0100: x4 link, PCLK is generated from lane 2	
					4'b1000: x4 link, PCLK is generated from lane 3	
					4'b0101: 2 x2 links, PCLK is generated from lane 0 and lane 2 respectively	
					4'b1111: 4 x1 links, PCLK is generated from each link's own lane	
	15	0	r/w	RESERVED		
	14	0	r/w	MODE_STATE_OVERRIDE	Override PM State Machine	
					0: normal operation	
					1: override PM state machine	
	13	0	r/w	MODE_RST_OVERRIDE	Override Common PHY Reset	
					1'b0:normal operation	
					1'b1:override Common PHY reset  reset sequence is backward compatible with rev1.0	
	12	0	r/w	MODE_LB_SERDES	Enable Serdes Loopback	
	11	0	r/w	MODE_LB_DEEP	Enable Deep Loopback	
	10	0	r/w	MODE_LB_SHALLOW	Enable Shallow Loopback	
	9	0	r/w	DBG_TESTBUS_SEL[6]	Test Bus Output Enable	
					1'b0: test bus is disable at the lane	
					1'b1: test bus is enabled at the lane	
	8	0	r/w	DBG_TESTBUS_SEL[5]	Select The Per Lane Test Bus To PHY_DBG_TEST_BUS	
					1'b0: select phy test bus	
					1'b1: select pipe test bus	
	7	0	r/w	DBG_TESTBUS_SEL[4]	Select The Lower 16-bit Or Upper 16-bit Of Internal Pipe Test Bus 	
					1'b0: select lower 16-bit of pipe test bus	
					1'b1: select upper 16-bit of pipe test bus	
	[6:3]	4'h0	r/w	DBG_TESTBUS_SEL[3:0]	Select Test Bus Lane	
					4'h0: pipe_testbus0	
					4'h1: pipe_testbus1	
					4'h2: pipe_testbus2	
					4'h3: pipe_testbus3	
					4'h4: pipe_testbus4	
					4'h5: pipe_testbus5	
					4'h6: pipe_testbus6	
					4'h7: pipe_testbus7	
					4'h8: pipe_testbus8	
					4'h9: pipe_testbus9	
					4'ha: pipe_testbus10	
					4'hb: pipe_testbus11	
					4'hc: pipe_testbus12	
					4'hd: pipe testbus13	
					4'he: pipe_testbus14	
					4'hf: pipe_testbus15	
	2	0	r/w	MODE_MARGIN_OVERRIDE	Override Margining Controls From The MAC	
					1'b0:use margining signals from MAC	
					1'b1: use margining signals from lane configuration	
	1	0	r/w	MODE_PM_OVERRIDE	Override PM Control Outputs	
					1'b0: normal operation	
					1'b1: override pm control outputs	
	0	0	r/w	MODE_BIST	BIST Mode Enable	
					When BIST mode is selected, common PCLK must be used. The BIST logic clock is enabled.	
					1'b0: normal mode	
					1'b1: BIST mode	
						
	# addr = 0xc008			GLOB_CLK_SRC_HI	Clock Source High	
	31	0	r	PULSE_DONE	Trigger Pulse Status (for Cfg_update, Bist_start, Counter_sample, Or Counter_sample_clear).	
					0: trigger pulse is in progress	
					1: trigger pulse process is done	
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	PMO_POWER_VALID	When Bit 1 Of Reg. 0xC2 Is 1, Replace Power State Valid Signal (the PHY Uses It To Sample Pu_pll, Pu_tx And Pu_rx Signals).	
	27	0	r/w	COUNTER_SAMPLE_CLEAR	Sample And Clear The Counter (in Sclk Domain)	
	26	0	r/w	COUNTER_SAMPLE	Sample Counter, Continue Counting (in Sclk Domain)	
	25	0	r/w	BIST_START	Trigger Start Of BIST Sequence (in Aux_clk Domain)	
	24	0	r/w	CFG_UPDATE	Update PM Registers (in Sclk Domain)	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	[20:16]	0	r/w	PULSE_LENGTH[4:0]	Length Of The Trigger Pulse In APB3 Cycles (1-32)	
	15	0	r/w	cfg_sel_20_bits	Select 20-bits COMPHY Interface For PCIE Gen1/Gen2 And USB3 Gen1	internal
					0: select 40-bits COMPHY interface	
					1: reserved	
	14	0	r/w	CFG_RXTERM_ENABLE	USB3 Mode, Receiver Termination Control Select	
					1'b0: Termination control from MAC layer for all power states	
					1'b1: Termination control from MAC layer only at P3 state	
	13	0	r/w	spare_reg_1c4_13	Spare_register	internal
	12	0	r/w	BUNDLE_PERIOD_SEL	Select Unit Of Lane-to-lane Bundle Clock Sampling Period. This Is Used For Multi-lanes Case Only. 	
					This provides long enough time (multi-cycles) for lane-to-lane bundle logic (combinational logic) to meet setup time at layout.	
					1'b0: bundle sample period is per PCLK cycles	
					1'b1:bundle sample period is per fixed time (ns)	
	11	0	r/w	CFG_REFCLK_VALID_POL	Refclk_valid Output Signaling Polarity Control At PHY_RCB_OFFSET_EN Pin	
					0: refclk_valid signal is not inverted, or PHY_RCB_OFFSET_EN is active high.	
					1: refclk_valid signal is inverted, or PHY_RCB_OFFSET_EN is active low.	
	[10:9]	0	r/w	CFG_OSC_WIN_LENGTH[1:0]	Select The Number Of OSCCLK Cycles As The Measure Window For REFCLK Detection	
					2'b00: select 1 OSCCLK cycle	
					2'b01: select 2 OSCCLK cycles	
					2'b10: select 4 OSCCLK cycles	
					2'b11: select 8 OSCCLK cycles	
	8	0	r/w	CFG_LANE_TURN_OFF_DIS	Disable Lane Turned Off Signaling From MAC	
					0: enable lane turned off signaling	
					1: disable lane turned off signaling	
	7	1	r/w	MODE_PIPE4_IF	PIPE Version 4 Mode Enable	
					1'b0: disable PIPE version 4 mode	
					1'b1: enable PIPE version 4 mode	
	[6:5]	2'h0	r/w	BUNDLE_PERIOD_SCALE[1:0]	Lane-to-lane Bundle Sampling Period Scale.	
					When bundle_period_sel = 0	
					2'b00: 4 PCLK cycles	
					2'b01: 8 PCLK cycles	
					2'b10: 16 PCLK cycles	
					2'b11: 32 PCLK cycles	
					When bundle_period_sel = 1	
					2'b00: 16ns	
					2'b01: 32ns	
					2'b10: 64ns	
					2'b11: 128ns	
	[4:3]	2'h0	r/w	BIFURCATION_SEL[1:0]	Birfurcation Mux Selection For Internal Version (1-bit) Of SCLK_IN, LANE_TXCLK_REF_IN, And LANE_BUNDLE_CLK_REF_IN.	
					2'b00:select pins SCLK_IN[0], LANE_TXCLK_REF_IN[0], and LANE_BUNDLE_CLK_REF_IN[0].	
					2'b01: select pins SCLK_IN[1], LANE_TXCLK_REF_IN[1], and LANE_BUNDLE_CLK_REF_IN[1].	
					2'b10:select pins SCLK_IN[2], LANE_TXCLK_REF_IN[2], and LANE_BUNDLE_CLK_REF_IN[2].	
					2'b11: reserved	
	2	1	r/w	LANE_MASTER	The PCLK For The MAC Must Come From The Master Lane.	
					1'b0: indicates that tis lane is not the master lane of a link	
					1'b1: indicates that this lane is the master lane of a link	
	1	1	r/w	LANE_BREAK	Indicates The Highest Order Lane Of A Link	
					1'b0:indicates that this lane is the lower order lane of a link	
					1'b1:indicates that this lane is the highest order lane of a link	
	0	1	r/w	LANE_START	Indicates The Lowest Order Lane Of A Link	
					1'b0:indicates that this lane is the higher order lane of a link	
					1'b1:indicates that this lane is the lowest order lane of a link	
						
	# addr = 0xc00c			GLOB_MISC_CTRL 	Miscellaneous Control	
	[31:30]	2'h0	r/w	REFCLK_DISABLE_DLY[5:4]	Receiver Disable Delay Of Reference Clock Buffer After SerDes Has Complete Power Down Sequence And Internal Reference Clock Is Stopped. 	
					This provides some refclk cycles to flush out the clock gating latency of Dphy and SerDes. Count at OSCCLK domain	
	[29:26]	4'h5	r/w	REFCLK_DISABLE_DLY[3:0]	Internal Reference Clock Disable Delay After MAC Signal Mac_phy_pclk_req_n Is Asserted. 	
					This ensures that the SerDes is completely powered down before reference clock is stopped. Count at sclk domain with step size of 8 cycles	
	[25:24]	2'h2	r/w	REFCLK_SHUTOFF_DLY[1:0]	External REFCLK Shut Off (or Output Enable Of CLKREQ# Pad Disabling) Delay After Disabling Receiver Of Reference Clock Buffer. 	
					This provides some refclk cycles to flush out the disable latency. Count at OSCCLK domain	
	[23:18]	6'h0a	r/w	REFCLK_RESTORE_DLY[5:0]	External REFCLK Restore Delay Before Re-enabling Receiver Of Reference Clock Buffer. 	
					Count at OSCCLK domain.	
	17	0	r/w	CLKREQ_N_OVERRIDE	Override CLKREQ# Signal	
					0: normal operation	
					1: override CLKREQ# with register bit cfg_clkreq_n_src, and override refclk_rx_en with register bit rcb_rxen_src.	
	16	0	r/w	CLKREQ_N_SRC	CLKREQ# Signal Source	
	15	0	r/w	CFG_CLK_ACK_TIMER_EN	Clock Request Acknowledgement Timer Enable	
					0: PIPE acknowledges the clock request to MAC when the PHY complete its refclk disable sequence.	
					1: PIPE acknowledges the clock request to MAC when refclk_disable_dly[3:0] timer times out, or the PHY complete its refclk disable sequence, which ever happens first.	
	14	0	r/w	CFG_REFCLK_DET_TYPE	REFCLK Activity Detection Type.	
					0: counter detect method	
					1: low frequency detect method	
					When this bit is set, user must configure target low frequency to be detected in GLOB_LOW_FREQ_CFG register.	
	13	1	r/w	MODE_REFCLK_DIS	PHY REFCLK Disable Sequence Enable.	
					0: REFCLK disable sequence is not enabled	
					1: REFCLK disable sequence is enabled	
	12	0	r/w	CFG_FREE_OSC_SEL	Select Free Running Osc Clock As The Source Of PCLK During P1.CLKREQ State.	
					0: PCLK is off	
					1: PCLK is driven by OSCCLK	
	11	0	r/w	RCB_RXEN_SRC	Receiver Enable Source Of Reference Clock Buffer	
	[10:8]	3'h0	r/w	OSC_COUNT_SCALE[2:0]	For Counter Scale At OSCCLK Domain For Refclk_restore_dly Timer And Rxeidetect_dly Timer.	
					3'h0: counts every 1 OSCCLK cycle	
					3'h1: counts every 2 OSCCLK cycles	
					3'h2: counts every 4 OSCCLK cycles	
					3'h3: counts every 8 OSCCLK cycles	
					3'h4: counts every 16 OSCCLK cycles	
					3'h5: reserved	
					3'h6: reserved	
					3'h7: reserved	
	ENUM				For Counter scale at OSCCLK domain for refclk_disable_dly[5:4] timer and refclk_shutoff_dly timer.	
					3'h0: counts every 1 OSCCLK cycle	
					3'h1: counts every 1 OSCCLK cycle	
					3'h2: counts every 1 OSCCLK cycle	
					3'h3: counts every 1 OSCCLK cycle	
					3'h4: counts every 4 OSCCLK cycles	
					3'h5: reserved	
					3'h6: reserved	
					3'h7: reserved	
	7	1	r/w	MODE_P1_OFF	PCIE MODE: P1 Off Mode Enable	
					This bit controls whether power management state machine goes into P1.OFF state when both PIPE signals mac_phy_rxeidetect_dis and mac_phy_txcmn_mode_dis are asserted during P1.	
					0: P1.OFF state is disabled	
					1: P1.OFF state is enabled	
	6	1	r/w	MODE_P1_SNOOZ	P1 Snooz Mode Enable	
					This bit controls whether power management state machine goes into P1.SNOOZ state when PIPE signals mac_phy_rxeidetect_dis is asserted and mac_phy_txcmn_mode_dis remains low during P1.	
					0: P1.SNOOZ state is disabled	
					1: P1.SNOOZ state is enabled	
	5	0	r/w	CFG_RX_HIZ_SRC	Control Presence Of Receiver Termination By Register	
					0: Rx Termination present	
					1: Rx Termination removed	
	4	0	r/w	SQ_DETECT_OVERRIDE	Override SQ_DETECTED Input From SerDes	
					0: normal operation (use SQ_DETECTED from SerDes	
					1: use sq_detect_src as SQ_DETECTD signal source	
	3	0	r/w	SQ_DETECT_SRC	SQ_DETECTED Signal Source	
	2	0	r/w	MODE_PCLK_CTRL	PCLK Output Control.	
					0: pclk is not inverted	
					1: pclk is inverted	
	1	0	r/w	MODE_P2_PHYSTATUS	PhyStatus Behavior During P2 (PCIE Mode) Or P3 (USB3 Mode)	
					0:phy_mac_phystatus is low	
					1:phy_mac_phystatus stays high	
	0	1	r/w	MODE_P1_CLK_REQ_N	P1 Clkreq Mode Enable (PCIE Mode)	
					This bit controls whether power management state machine goes into P1.CLKREQ state when mac_phy_clk_req_n is asserted during P1.	
					0:P1.CLKREQ state is disabled	
					1:P1.CLKREQ state is enabled	
						
	# addr = 0xc010			GLOB_DP_SAL_CFG 	Datapath and Symbol Alignment Configuration	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	5'h01	r/w	cfg_sal[24:20]	Weight For Each Good Symbol In SYNC_OK State	internal
	23	0	r/w	spare_reg_1c9_7	Spare_register	internal
	22	0	r/w	spare_reg_1c9_6	Spare_register	internal
	21	0	r/w	spare_reg_1c9_5	Spare_register	internal
	[20:16]	5'h00	r/w	cfg_sal[4:0]	Weight For Each Good Symbol In SYNC_FAIL State	internal
	15	0	r/w	disperror_report_as_10b_error	Report Disparity  Error As 10b Decode Error	internal
					0: report as parity error	
					1: report as 10b error	
	14	0	r/w	pcie_lb_lost_sync	Pcie G3 Loopback Mode Can Lost Sync	internal
	13	0	r/w	CFG_SAL_IGNORE_SQ	Squelch Detected Signal Handling On Symbol Alignment	
					0: symbol alignment state machine is affected by squelch detected signal	
					1: symbol alignment state machine ignores squelch detected signal	
	12	0	r/w	CFG_TXELECIDLE_ASSERT	ComPHY Tx_idle_hiz Assert Timing	
					0: assert tx_idle_hiz two clock cycles later after sending the last symbol of EIOS	
					1: assert tx_idle_hiz immediately after sending the last symbol of EIOS	
	[11:10]	2'h0	r/w	CFG_GEN2_TXELECIDLE_DLY[1:0]	ComPHY Tx_idle_hiz Timing  Gen2	
					2'b00: tx_idle_hiz is synchronous with txdata	
					2'b01: tx_idle_hiz is delayed by 1 clock cycle	
					2'b10: tx_idle_hiz is delayed by 2 clock cycle	
					2'b11: tx_idle_hiz is delayed by 3 clock cycle	
	9	0	r/w	CFG_SAL_FREEZE	Symbol Alignment State Machine Freeze	
					0:normal operation	
					1:symbol alignment state machine stops. This mode is meant to be used temporarily while symbol alignment weights are being modified	
	8	0	r/w	CFG_ALWAYS_ALIGN	Symbol Alignment Mode	
					0:normal operation; symbol alignment is readjusted only when COM received and SYNC_FAIL state	
					1:symbol alignment is always readjusted when COM symbol is received	
	7	0	r/w	CFG_DISABLE_SKP	SKP Ordered Set Handling Mode	
					0:normal operation	
					1:SKP detection is disabled for the purposed of elastic buffer adjustment (overflow and underflow are still handled)	
	6	0	r/w	CFG_MASK_ERRORS	8b/10b Decoder Error Masking	
					0:normal operation	
					1:8b/10b decoder errors are masked off (only used for symbol alignment state machine)	
	5	0	r/w	CFG_DISABLE_EDB	EDB Replacement Of Error Symbols	
					0:all symbols with 8b/10b errors are replaced by EDB	
					1:symbols are never replaced by EDB	
	4	0	r/w	CFG_NO_DISPERROR	Disparity Error Handling Mode	
					0:disparity error is handled separately from 8b/10b error	
					1:all decoder errors (including disparity errors) are handled as 8b/10b errors, including EDB replacement	
	3	0	r/w	CFG_PASS_RXINFO	Rx Data Mode	
					0:rxdata, rxdatak and rxstatus are 0 when rxvalid=0	
					1:rxdata, rxdatak and rxstatus keep values regardless of rxvalid	
	[2:1]	2'h0	r/w	CFG_GEN1_TXELECIDLE_DLY[1:0]	ComPHY Tx_idle_hiz Timing  Gen1	
					2'b00: tx_idle_hiz is synchronous with txdata	
					2'b01: tx_idle_hiz is delayed by 1 clock cycle	
					2'b10: tx_idle_hiz is delayed by 2 clock cycle	
					2'b11: tx_idle_hiz is delayed by 3 clock cycle	
	0	0	r/w	CFG_IGNORE_PHY_RDY	ComPHY Phy_rdy Handling	
					0:positive edge on phy_rdy is required before rxvalid is asserted	
					1:rxvalid logic ignored phy_rdy	
						
	# addr = 0xc014			glob_dp_sal_cfg1	Symbol Alignment Aligned COM Weight	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	5'h10	r/w	cfg_sal[34:30]	Weight For Each Bad Symbol In SYNC_OK State	internal
	23	0	r/w	spare_reg_1cb_7	Spare_register	internal
	22	0	r/w	spare_reg_1cb_6	Spare_register	internal
	21	0	r/w	spare_reg_1cb_5	Spare_register	internal
	[20:16]	5'h1f	r/w	cfg_sal[14:10]	Weight For Each Bad Symbol In SYNC_FAIL State	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h08	r/w	cfg_sal[29:25]	Weight For Each Aligned COM In SYNC_OK State	internal
	7	0	r/w	spare_reg_1ca_7	Spare_register	internal
	6	0	r/w	spare_reg_1ca_6	Spare_register	internal
	5	0	r/w	spare_reg_1ca_5	Spare_register	internal
	[4:0]	5'h18	r/w	cfg_sal[9:5]	Weight For Each Aligned COM In SYNC_FAIL State	internal
						
	# addr = 0xc018			glob_dp_sal_cfg3	Symbol Alignment Misaligned COM Weight	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	spare_reg_1cd_b	Spare_register	internal
	[26:24]	3'h2	r/w	cfg_sal[45:43]	Number Of Consecutive Sds_sq_detected=0 Values Required To Enable The Symbol Alignment State Machine	internal
	23	0	r/w	spare_reg_1cd_7	Spare_register	internal
	22	0	r/w	spare_reg_1cd_6	Spare_register	internal
	21	0	r/w	spare_reg_1cd_5	Spare_register	internal
	20	0	r/w	spare_reg_1cd_4	Spare_register	internal
	19	0	r/w	spare_reg_1cd_3	Spare_register	internal
	[18:16]	3'h2	r/w	CFG_SAL[42:40]	Number Of Consecutive Sds_sq_detected=1 Values Required To Reset The Symbol Alignment State Machine	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h10	r/w	cfg_sal[39:35]	Weight For Each Misaligned COM In SYNC_OK State	internal
	7	0	r/w	spare_reg_1cc_7	Spare_register	internal
	6	0	r/w	spare_reg_1cc_6	Spare_register	internal
	5	0	r/w	spare_reg_1cc_5	Spare_register	internal
	[4:0]	5'h1f	r/w	cfg_sal[19:15]	Weight For Each Misaligned COM In SYNC_FAIL State	internal
						
	# addr = 0xc01c			glob_dp_sal_cfg5	Symbol Alignment Comma Pattern	
	[31:16]	16'h0	r/w	RESERVED		
	[15:10]	6'h3f	r/w	g3_align_count_max[5:0]	G3_align_count Max Value	internal
	[9:0]	10'hfa	r/w	cfg_sal_com[9:0]	Comma Pattern	internal
						
	# addr = 0xc020			glob_pm_cfg0	Power Management Timing Parameter 1	
	[31:24]	8'h30	r/w	cfg_pm_short_wait[7:0]	Length Of The SHORT_WAIT In Sclk Cycles	internal
	[23:16]	8'h14	r/w	cfg_pm_rxdet_wait[7:0]	Amount Of Time To Wait While Txdetectrx_en=1 Before Rxpresent Is Sampled (takes Effect Only When Bit 7 Of Register 0x81 Is 1).	internal
					PCIE mode:	
					When bit 6 of register 0x81 is 0, in units of 5.12us;	
					When bit 6 of register 0x81 is 1, in units of 40.96us.	
					USB3 mode:	
					When bit 6 of register 0x81 is 0, in units of 1.024us;	
					When bit 6 of register 0x81 is 1, in units of 4.096us.	
	[15:12]	4'h0	r/w	CFG_PM_OSCCLK_WAIT[3:0]	Amount Of Time Spent In PLLON Power State Waiting For The Completion Of The Last Oscclk Pulse On Pclk/aux_clk	
	[11:8]	4'h1	r/w	CFG_PM_RXDEN_WAIT[3:0]	Amount Of Time Spent In The Decision State (to Determine If Rx Present Or Not) After Seeing Internal Signal TXDETRX_VALID Asserted.	
					PCIE mode:	
					When bit 6 of register 0x8B is 0, in units of 0.32us;	
					When bit 6 of register 0x8B is 1, in units of 40.96us	
					USB3 mode:	
					When bit 6 of register 0x8B is 0, not apply;	
					When bit 6 of register 0x8B is 1, in units of 32.768us	
	[7:0]	8'h1e	r/w	CFG_PM_RXDLOZ_WAIT[7:0]	Amount Of Time Spent In The LoZ State Before Receiver Detection Is Initiated.	
					PCIE mode: In units of 5.12us (for sclk = REFCLK/4, where REFCLK = 100MHz)	
					USB3 mode: In units of 2.048us	
						
	# addr = 0xc024			GLOB_COUNTER_CTRL 	Counter Lane and Type Register	
	[31:16]	0	r	COUNTER_SAMPLED[15:0]	Low 16 Bits Of The Sampled  Counter Value	
	15	0	r/w	PMO_REFCLK_DIS	Replace Dphy_ana_refclk_dis When Reg 0x1c2[1]=1, Control Disabling Refclk At Comphy	
					1'b0: normal operation	
					1'b1: request to disable refclk at comphy	
	14	0	r/w	PMO_PU_SQ	Replace Dphy_ana_pu_sq When Reg 0x1c2[1] =1. Power Up Comphy Squelch Detector	
					1'b0: power down	
					1'b1: power up	
	[13:8]	6'h0	r/w	COUNTER_TYPE[5:0]	Counter Type	
					When signaling rate is 2.5 or 5.0 GT/s	
					6'h0: 8b/10b error	
					6'h1: disparity error	
					6'h2: 8b/10b or disparity error	
					6'h3: 8b/10b error (only during rxvalid)	
					6'h4: disparity error (only during rxvalid)	
					6'h5: 8b/10b or disparity error (only during rxvalid)	
					6'h6: rxvalid=1	
					6'h7: COM-SKP pairs	
					6'h8: Comma detected	
					6'h10: SKP added	
					6'h11: SKP deleted	
					6'h12: underflow	
					6'h13: overflow	
					6'h14: rxvalid transitions	
					6'h15: reserved	
					When signaling rate is 8.0, 10 or 16 GT/s	
					6'h20: header error	
					6'h21: header good	
					6'h22: block error	
					6'h23: block good	
					6'h24: block detected	
					6'h25: USB3 data error	
					6'h26: USB3 header error	
					6'h27: block align	
					6'h30: SKP added	
					6'h31: SKP deleted	
					6'h32: underflow	
					6'h33: overflow	
					6'h34: rxvalid transitions	
					6'h35: Skip block	
					6'h36: pie8 SKPOS pm	
					others: reserved	
	7	0	r/w	spare_reg_1d2_7	Spare_register	internal
	6	0	r/w	spare_reg_1d2_6	Spare_register	internal
	5	0	r/w	spare_reg_1d2_5	Spare_register	internal
	[4:0]	5'h0	r/w	COUNTER_LANE_SEL[4:0]	Select The Lane Number	
						
	# addr = 0xc028			GLOB_COUNTER_HI	Counter High Register	
	31	0	r/w	pmo_ctrl_from_pin	Select Common PHY Control From Pins	internal
					0: disable controls from input pins	
					1: enable controls from input pins	
	30	0	r/w	pmo_beacon_tx_en	Replaces Dphy_ana_beacon_tx_en When Reg01c2[1]=1.	internal
					0: no operation	
					1: triggers comphy to transmit beacon	
	29	0	r/w	pmo_tx_vcmhold_en	Replaces Dphy_ana_tx_vcmhold_en When Reg01c2[1]=1. Control Comphy Tx Common Mode	internal
					0: disable comphy tx common mode holder	
					1: enable comphy tx common mode holder	
	28	0	r/w	pmo_pu_ivref	Replaces Dphy_ana_pu_ivref When Reg01c2[1]=1. Power Up Comphy Current And Voltage Reference	internal
					0: power down	
					1: power up	
	27	0	r/w	pmo_txdetectrx_en	Replaces Dphy_ana_txdetectrx_en When Reg01c2[1]=1.control Comphy To Perform Tx Receiver Detection	internal
					0: no operation	
					1: triggers comphy to perform tx receiver detection	
	26	0	r/w	pmo_tx_idle_hiz	Replaces Dphy_ana_tx_idle_hiz When Reg01c2[1]=1.control Comphy Tx Driver Idle In High Impedance Mode	internal
					0: tx driver at low impedance mode	
					1: tx driver at high impedance mode	
	25	0	r/w	pmo_tx_idle_loz	Replaces Dphy_ana_tx_idle_loz When Reg01c2[1]=1.control Comphy Tx Driver	internal
					0: tx driver output valid	
					1: tx driver at common mode voltage (idle)	
	24	0	r/w	pmo_rx_init	Replaces Dphy_ana_rx_init When Reg01c2[1]=1. Control Comphy Receiver Initialazation	internal
					0: no operation	
					1: triggers the comphy to start acquisition for phase and or DFE, FFE	
	[23:22]	0	r/w	pmo_rx_rate_sel[1:0]	Replaces Dphy_ana_rx_rate_sel When Reg01c2[1]=1.control Comphy Rx Signaling Rate	internal
					2'b00:use 2.5GT/s signaling rate	
					2'b01:use 5GT/s signaling rate	
					2'b10:use 8GT/s signaling rate	
					2'b11:reserved	
	[21:20]	0	r/w	pmo_tx_rate_sel[1:0]	Replaces Dphy_ana_tx_rate_sel When Reg01c2[1]=1.control Comphy Rx Signaling Rate	internal
					2'b00:use 2.5GT/s signaling rate	
					2'b01:use 5GT/s signaling rate	
					2'b10:use 8GT/s signaling rate	
					2'b11:reserved	
	19	0	r/w	pmo_pu_rx	Replaces Dphy_ana_pu_rx When Reg01c2[1]=1.	internal
					0: power down	
					1: power up	
	18	0	r/w	pmo_pu_tx	Replaces Dphy_ana_pu_tx When Reg01c2[1]=1.	internal
					0: power down	
					1: power up	
	17	0	r/w	pmo_pu_pll	Replaces Dphy_ana_pu_pll When Reg01c2[1]=1.	internal
					0: power down	
					1: power up	
	16	1	r/w	pmo_reset	Replaces Dphy_ana_reset When Reg01c2[1]=1. Reset Comphy	internal
					0: no operation	
					1: reset mode	
	[15:0]	0	r	COUNTER_SAMPLED[31:16]	High 16 Bits Of The Sampled  Counter Value	
						
	# addr = 0xc02c			glob_pm_dp_ctrl	PM and Datapath Clock Control Override	
	[31:30]	0	r/w	LOW_FREQ_CNT_SCALE[1:0]	Counter Scale At REFCLK Domain For Target Low Frequency Clock Period Counting During REFCLK Activity Detection.	
					2'b00: counts every 1 REFCLK cycle	
					2'b01: counts every 10 REFCLK cycles	
					2'b10: counts every 50 REFCLK cycles	
					2'b11: counts every 100 REFCLK cycles	
	[29:23]	7'h32	r/w	LOW_FREQ_PERIOD_MAX[6:0]	Maximum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.	
	[22:16]	7'h30	r/w	LOW_FREQ_PERIOD_MIN[6:0]	Minimum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.	
	[15:10]	0	r/w	pmo_state[5:0]	State Value Of PM State Machine	internal
	9	0	r/w	pmo_clk_req_n	PM State Machine CLKREQ# Indication	internal
					0:REFCLK required by PM state machine	
					1:REFCLK not required by PM state machine	
	8	0	r/w	pmo_dpclk_125	Datapath Frequency (used With Cfg_fast_synch)	internal
					0:250 MHz	
					1:125 MHz	
	7	0	r/w	pmo_pipe_32b	Datapath Width Mode	internal
					0:16-bit mode	
					1:32-bit mode	
	6	0	r/w	pmo_pipe_8b	Datapath Width Mode	internal
					0:16-bit mode	
					1:8-bit mode	
	5	0	r/w	pmo_async_rst_n	Asynchronous Datapath/PM Reset	internal
					0:datapath and PM (pclk logic) is reset; use only when pclk/dpclk not running	
					1:datapath and PM running	
	4	0	r/w	pmo_dp_rst_n	Synchronous Datapath Reset	internal
					0:datapath is reset (required when dpclk is OFF)	
					1:datapath is running	
	3	0	r/w	pmo_oscclk_aux_clk_en	Low-power Pclk Mode Control	internal
					0:aux_clk not OR-ed with oscclk	
					1:aux_clk OR-ed with oscclk	
	2	0	r/w	pmo_oscclk_pclk_en	Low-power Pclk Mode Control	internal
					0:pclk and aux_clk not OR-ed with oscclk	
					1:pclk and aux_clk OR-ed with oscclk	
	1	0	r/w	pmo_pclk_dpclk_en	Dpclk (datapath Clock) Gating Control	internal
					0:dpclk (datapath clock) is OFF	
					1:dpclk is generated from pclk	
	0	0	r/w	pmo_txdclk_pclk_en	Pclk Gating Control	internal
					0:pclk is OFF	
					1:pclk is generated by inverting ana_dphy_txdclk	
						
	# addr = 0xc030			glob_dp_bal_cfg0	Block Alignment Good Block Weight	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	6'h08	r/w	CFG_BAL_WEIGHT[35:30]	Weight For Each Aligned EIEOS In SYNC_OK State	
	23	0	r/w	spare_reg_1d9_7	Spare_register	internal
	22	0	r/w	spare_reg_1d9_6	Spare_register	internal
	[21:16]	6'h18	r/w	CFG_BAL_WEIGHT[11:6]	Weight For Each Aligned EIEOS In SYNC_FAIL State	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:8]	6'h01	r/w	CFG_BAL_WEIGHT[29:24]	Weight For Each Good Block In SYNC_OK State	
	7	0	r/w	spare_reg_1d8_7	Spare_register	internal
	6	0	r/w	spare_reg_1d8_6	Spare_register	internal
	[5:0]	6'h00	r/w	CFG_BAL_WEIGHT[5:0]	Weight For Each Good Block In SYNC_FAIL State	
						
	# addr = 0xc034			glob_dp_bal_cfg2	Block Alignment Bad Block Weight	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	6'h10	r/w	CFG_BAL_WEIGHT[47:42]	Weight For Each Misaligned EIEOS In SYNC_OK State	
	23	0	r/w	spare_reg_1db_7	Spare_register	internal
	22	0	r/w	spare_reg_1db_6	Spare_register	internal
	[21:16]	6'h1f	r/w	CFG_BAL_WEIGHT[23:18]	Weight For Each Misaligned EIEOS In SYNC_FAIL State	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:8]	6'h10	r/w	CFG_BAL_WEIGHT[41:36]	Weight For Each Bad Block In SYNC_OK State	
	7	0	r/w	spare_reg_1da_7	Spare_register	internal
	6	0	r/w	spare_reg_1da_6	Spare_register	internal
	[5:0]	6'h1f	r/w	CFG_BAL_WEIGHT[17:12]	Weight For Each Bad Block In SYNC_FAIL State	
						
	# addr = 0xc038			glob_dp_bal_cfg4	Block Alignment Squelch Detect	
	[31:16]	16'h0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	spare_reg_1dc_b	Spare_register	internal
	[10:8]	3'h2	r/w	CFG_BAL_WEIGHT[53:51]	Number Of Consecutive Sq_detected=0 Values Required To Enable The Block Alignment State Machine	
	7	0	r/w	spare_reg_1dc_7	Spare_register	internal
	6	0	r/w	spare_reg_1dc_6	Spare_register	internal
	5	0	r/w	spare_reg_1dc_5	Spare_register	internal
	4	0	r/w	spare_reg_1dc_4	Spare_register	internal
	3	0	r/w	spare_reg_1dc_3	Spare_register	internal
	[2:0]	3'h2	r/w	CFG_BAL_WEIGHT[50:48]	Number Of Consecutive Sq_detected=1 Values Required To Reset The Block Alignment State Machine	
						
	# addr = 0xc03c			GLOB_BIST_CTRL 	BIST Control Input	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	[25:22]	4'h0	r/w	BIST_ELB_THRESHOLD[3:0]	Initial Elastic Buffer Quiescent Threshold In BIST Mode, Which Can Also Be Modified By The BIST Generator.	
	[21:16]	6'h0	r/w	BIST_TX_ALIGN_POS[5:0]	Initial TX Alignment Shift Position In BIST Mode, Which Can Also Be Modified By The BIST Generator.	
	[15:12]	4'h0	r/w	BIST_TXDATAK[3:0]	Pre-defined TX DATAK Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.	
	11	0	r/w	BIST_RXEQTRAINING	USB3 Mode: Enable Receiver Equalization Training When Reg 0x1C2[0] = 1	
	10	0	r/w	BIST_CLK_REQ_N	CLKREQ Control When Reg 0x1C2[0] = 1	
	9	0	r/w	BIST_TXCMN_MODE_DIS	Disable TX Common Mode Circuitry When Reg 0x1C2[0] = 1	
	8	0	r/w	BIST_RXEIDETECT_DIS	Disable RX Electrical Idle Detector When Reg 0x1C2[0] = 1	
	7	0	r/w	BIST_RXPOLARITY	Select RX Polarity Inversion When Reg 0x1C2[0] = 1	
					0: no polarity inversion	
					1: polarity inversion	
	6	0	r/w	BIST_TXCOMPLIANCE	Control TX Compliance Signaling When Reg 0x1C2[0] = 1	
	5	1	r/w	BIST_TXELECIDLE	Control TX Electrical Idle When Reg 0x1C2[0] = 1	
					0: sending data or beacon	
					1: set transmitter to electrical idle	
	4	0	r/w	BIST_TXDETECTRX_LOOPBACK	Control TX Receiver Detection Or Loopback When Reg 0x1C2[0] = 1	
					0: normal operation	
					1: trigger tx receiver detection or rx to tx loopback	
	[3:2]	2'h0	r/w	BIST_RATE[1:0]	Control Signal Rate When Reg 0x1C2[0] = 1	
					2'b00: use 2.5GT/s signal rate	
					2'b01: use 5.0GT/s signal rate	
					2'b10: use 8.0GT/s signal rate	
					2'b11: reserved	
	[1:0]	2'h2	r/w	BIST_POWERDOWN[1:0]	Control Power State When Reg 0x1C2[0] = 1	
					2'b00: P0, normal operation	
					2'b01: P0s, power saving state, low recovery time latency	
					2'b10: P1, lower power state, longer recovery time latency	
					2'b11: P2, lowest power state, longest recovery time latency	
						
	# addr = 0xc040			GLOB_BIST_LANE_TYPE	BIST Lane and Type	
	31	0	r	BIST_DONE	Test Status	
					0: Bist Test is busy, result data is not valid	
					1: Bist Test is done, result data is valid	
	30	0	r	BIST_PASS	Test Pass Status	
					0: test is failed	
					1: test is passed	
	29	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	BIST_LANE_SEL[4:0]	Select Lane Number	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	[18:17]	2'h0	r/w	BIST_TYPE[1:0]	BIST Test Type	
					2'b00:sequence generated, just drive data	
					2'b01:reserved	
					2'b10:deterministic test (deep loopback only)	
					2'b11: non-deterministic test (deep + SerDes loopback)	
	16	0	r/w	BIST_SELF_CHECK	BIST Self-check Enable For CRC32 Result	
					1'b0:do not compare CRC32 result	
					1'b1:compare CRC32 result with a expected value from register value bist_mask[31:0] of GLOB_BIST_MASK_LO and GLOB_BIST_MASK_HI registers.	
	[15:0]	16'h0	r/w	BIST_TXDATA[15:0]	Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.	
						
	# addr = 0xc044			GLOB_BIST_START	BIST Loggin Window Start Cycle	
	[31:16]	16'h0001	r/w	BIST_WIN_LENGTH[15:0]	Deterministic Test Mode:Number Of Cycles Of The Logging Window.	
					 A value of 1 means only a single cycle of output data is reflected in the result. Value of 0 means the result is not updated. CRC32 is enabled every cycle inside the window.	
					Non-deterministic test mode:Number of data symbols of the logging window.	
					 CRC32 is enabled only if it sees data symbols inside the window.	
	[15:0]	16'h0000	r/w	BIST_WIN_DELAY[15:0]	Number Of Cycles After The Start Of The BIST Sequence When The Logging Window Starts. 	
					A value of 0 means that the 1st cycle AFTER the input data is presented is the first cycle that the output data is included in the result.	
						
	# addr = 0xc048			GLOB_BIST_Mask	BIST Result Mask	
	[31:16]	16'hffff	r/w	BIST_MASK[31:16]	When Bist_self_check = 0,	
					Mask the output data before including in the result.	
					When bist_self_check = 1,	
					CRC32 expected value.	
	[15:0]	16'hffff	r/w	BIST_MASK[15:0]	When Bist_self_check = 0,	
					Mask the output data before including in the result.	
					When bist_self_check = 1,	
					CRC32 expected value.	
						
	# addr = 0xc04c			 GLOB_BIST_RESULT	BIST CRC Result	
	[31:16]	0	r	BIST_CRC32_RESULT[31:16]	Upper 16bits Of The 32bit CRC Result	
	[15:0]	0	r	BIST_CRC32_RESULT[15:0]	Lower 16bits Of The 32bit CRC Result	
						
	# addr = 0xc050			GLOB_BIST_SEQR_CFG 	BIST Sequencer Configuration	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	[23:16]	0	r/w	BIST_LFSR_SEED[7:0]	Random Number Generator Seed	
	[15:8]	0	r/w	BIST_SEQ_N_FTS[7:0]	FTS Sequence Length	
	[7:0]	0	r/w	BIST_SEQ_N_DATA[7:0]	Data Sequence Length	
						
	# addr = 0xc054			GLOB_BIST_DATA_HI	BIST Data High Input	
	[31:16]	16'h0	r	debug_bus_out[15:0]	Debug Bus Output	internal
	[15:0]	16'h0	r/w	BIST_TXDATA[31:16]	Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.	
						
	# addr = 0xc058			glob_pipe_revision	PIPE Revision ID	
	[31:8]	24'h0	r/w	RESERVED		
	[7:0]	8'h10	r	pipe_revision[7:0]	PIPE Revision ID	internal
						
	# addr = 0xe400			FW_Rev	Firmware Revision	
	[31:24]	0	r/w	FW_MAJOR_VER[7:0]	Firmware Major Version.	
	[23:16]	0	r/w	FW_MINOR_VER[7:0]	Firmware Minor Version.	
	[15:8]	0	r/w	FW_PATCH_VER[7:0]	Firmware Patch Version.	
	[7:0]	0	r/w	FW_BUILD_VER[7:0]	Firmware Build Version.	
						
	# addr = 0xe404			control_config0	Calibration enable control	
	[31:27]	0	r/w	RESERVED		
	26	0	r/w	train_sim_en	Use Dummy Train For Only Train Protocal Simulation 	internal
	25	0	r/w	bypass_mcu_stop	Bypass MCU Stop During REFCLK_DIS=1	internal
	24	0	r/w	RESERVED		
	23	0	r/w	BYPASS_SPEED_TABLE_LOAD	Bypass Speed Table Load To Analog Registers By Firmware For Simulation Only	
	22	0	r/w	BYPASS_XDAT_INIT	Bypass XDATA Initialization By Firmware For Simulation Only	
	21	0	r/w	BYPASS_POWER_ON_DELAY	Bypass Delay During Power Up For Simulation Only	
	[20:18]	3'h0	r/w	BYPASS_DELAY[4:2]	Bypass Delay For Simulation Only	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
	17	0	r/w	EXT_FORCE_CAL_DONE 	External Force Calibration Done	
					This field can be asserted to 1 to force calibration done.	
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	ref_clk_ring_sel	RingPLL Refclk To Use Pin REFCLK(1:PIN, 0:250MHz From LCPLL)	internal
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:1]	5'h0	r/w	RESERVED		
	0	0	r	MCU_INIT_DONE	MCU External Memory Initialize Done.	
						
	# addr = 0xe408			control_config1	Calibration Configuration 1	
	31	1	r/w	sq_cal_en	Squelch Calibration Enable.	internal
	30	1	r/w	process_cal_en	Process Calibration Enable.	internal
	29	1	r/w	txdcc_cal_en	Tx DCC Calibration Enable.	internal
	28	1	r/w	vdd_cal_en	VDD Calibration Enable.	internal
	27	1	r/w	rximp_cal_en	Rx Impedance Calibration Enable.	internal
	26	1	r/w	tximp_cal_en	Tx Impedance Calibration Enable.	internal
	25	1	r/w	sampler_cal_en	Sampler Calibration Enable.	internal
	24	1	r/w	eom_align_cal_en	EOM Alignment Calibration Enable.	internal
	23	1	r/w	rxalign90_cal_en	Rx Align90 Calibration Enable.	internal
	22	1	r/w	rxdcc_eom_cal_en	Rx DCC EOM Calibration Enable.	internal
	21	1	r/w	rxdcc_c_cal_en	Rx DCC Center Calibration Enable.	internal
	20	1	r/w	rxdcc_dll_cal_en	Rx DCC DLL Calibration Enable.	internal
	19	0	r/w	txdetect_cal_en	Tx Detect Calibration Enable.	internal
	18	1	r/w	dll_cal_en	DLL Calibration Enable.	internal
	17	1	r/w	pll_temp_cal_en	PLL Temperature Calibration Enable.	internal
	16	1	r/w	pll_cal_en	PLL Calibration Enable.	internal
	15	1	r/w	plldcc_cal_en	PLL DCC Calibration Enable.	internal
	14	1	r/w	ring_pll_cal_en	RING PLL Calibration Enable.	internal
	13	0	r	tximp_cal_done_lane0_rd	Lane0 TXIMP Calibration Done Indicator. 	internal
	12	0	r	tximp_cal_done_lane1_rd	Lane1 TXIMP Calibration Done Indicator. 	internal
	11	0	r	tximp_cal_done_lane2_rd	Lane2 TXIMP Calibration Done Indicator. 	internal
	10	0	r	tximp_cal_done_lane3_rd	Lane3 TXIMP Calibration Done Indicator. 	internal
	9	0	r	rximp_cal_done_lane0_rd	Lane0 RXIMP Calibration Done Indicator. 	internal
	8	0	r	rximp_cal_done_lane1_rd	Lane1 RXIMP Calibration Done Indicator. 	internal
	7	0	r	rximp_cal_done_lane2_rd	Lane2 RXIMP Calibration Done Indicator. 	internal
	6	0	r	rximp_cal_done_lane3_rd	Lane3 RXIMP Calibration Done Indicator. 	internal
	5	0	r	vdd_cal_done_lane0_rd	Lane0 VDD Calibration Done Indicator. 	internal
	4	0	r	vdd_cal_done_lane1_rd	Lane1 VDD Calibration Done Indicator. 	internal
	3	0	r	vdd_cal_done_lane2_rd	Lane2 VDD Calibration Done Indicator. 	internal
	2	0	r	vdd_cal_done_lane3_rd	Lane3 VDD Calibration Done Indicator. 	internal
	1	0	r/w	cal_start	Calbration Manual Start.	internal
	0	0	r	CAL_DONE	Calibration Done.	
					0: Calibration is in progress or has not started. 	
					1: Calibration is done.	
						
	# addr = 0xe40c			control_config2	Calibration Configuration 2	
	31	0	r/w	process_track_en	VDD Calibration Selects Vth Source.	internal
					0: Vth is fixed with VREF_VDDACAL_SEL[2:0].	
					1: Vth is controlled by ANA_PROCESS_VALUE[3:0].	
	30	0	r/w	txdetect_cal_cont_en	Tx Detect Continuous Calibration Enable	internal
	29	1	r/w	txdcc_pdiv_cal_en	Tx DCC Post Divider Calibration Enable.	internal
	28	0	r/w	force_cont_cal_skip	Force Continuous Calibration To Skip.	internal
					0: Continuous calibration mode.	
					1: Skip continuous calibration mode.	
	27	0	r/w	RESERVED		
	26	0	r/w	pllamp_cal_speedup_disable	PLLamp_Cal Speed Up For MCU Debug	internal
					0: Fast Mode(Default).	
					1: Slow Mode.	
	[25:24]	2'h0	r/w	RESERVED		
	23	0	r/w	fast_pll_mode	Fast PLL Cal Mode For MCU Debug	internal
					0: Fast_Mode.	
					1: Normal_Mode.	
	[22:21]	2'h0	r/w	spdchg_fast_pll_mode[1:0]	Speed Change Fast PLL Cal Mode 0/1/2.	internal
	[20:18]	3'h0	r/w	tempc_step_ctrl[2:0]	Tempc_DAC Step Size 0/1/2/3/4/5/6/7.	internal
	[17:16]	2'h0	r/w	tempc_dac_mode[1:0]	PLL Temperature Calibration Mode 0/1/2.	internal
	[15:8]	8'h0	r/w	thold_sel2[7:0]	PLL Fast Cal Tempc_Mux_Hold_Sel Settle Time .	internal
	[7:0]	8'h0	r/w	tshrtr[7:0]	PLL Fast Cal SHRTR Time 0/1/2/3.	internal
						
	# addr = 0xe410			control_config3	Calibration Configuration 3	
	[31:24]	8'hE	r/w	vcoamp_vth_freq[7:0]	PLL VCO Amplitude Threshold For PLL Clock Freq Calibration.	internal
	[23:16]	8'hF	r/w	vcoamp_vth_amp[7:0]	PLL VCO Amplitude Threshold For Initial PLL Amp Power On.	internal
	[15:8]	8'hC	r/w	vcoamp_vth_normal[7:0]	PLL VCO Amplitude Threshold For Normal Mode.	internal
	[7:0]	8'h0	r/w	fbc_ratio[7:0]	FBC Measure Time.	internal
					0: 4uS.	
					1: 8uS.	
					2: 16uS.	
					3: 32uS.	
					4-255 : Not used	
						
	# addr = 0xe414			control_config4	Calibration Configuration 4	
	31	0	r/w	skip_cdr_dfe_scheme	Skip CDR DFE SCHEME For Simulation Faster	internal
	30	1'h1	r/w	pllamp_cal_cont_en	PLL AMP Calibration Continuous Mode Enable.	internal
	29	1'h1	r/w	plldcc_cal_cont_en	PLL DCC Calibration Continuous Mode Enable.	internal
	28	1'h0	r/w	tpllfreq4	PLLfreqcal Wait Time4.	internal
					0: 50uS.	
					1: 100uS.	
	[27:26]	2'h0	r/w	tpllfreq3[1:0]	PLLfreqcal Wait Time3 .	internal
					0: 3uS.	
					1: 4.5uS.	
					2: 6uS.	
					3: 7.5uS.	
	[25:24]	2'h0	r/w	tpllfreq2[1:0]	PLLfreqcal Wait Time2 .	internal
					0: 4uS.	
					1: 6uS.	
					2: 8uS.	
					3: 10uS.	
	[23:22]	2'h0	r/w	tpllfreq1[1:0]	PLLfreqcal Wait Time1.	internal
					0: 5uS.	
					1: 7.5uS.	
					2: 10uS.	
					3: 12.5uS.	
	[21:20]	2'h0	r/w	tpllfreq0[1:0]	PLLfreqcal Wait Time0.	internal
					0: 3uS.	
					1: 4.5uS.	
					2: 6uS.	
					3: 7.5uS.	
	[19:18]	2'h0	r/w	tpllamp0[1:0]	PLLampcal_En Wait Time.	internal
					0: 25uS.	
					1: 37.5uS.	
					2: 50uS.	
					3: 62.5uS.	
	[17:16]	2'h0	r/w	tpllamp1[1:0]	PLL Amp Cal Settle Time 0/1/2/3.	internal
					 0: Slow=25uS, fast=2.5uS (default).	
					 1: Slow=37.5uS, fast=3.75uS.	
					 2: Slow=50uS, fast=5uS.	
					 0: Slow=62.5uS, fast=6.25uS.	
					 If PLLAMP_CAL_SPEEDUP_DISABLE=0, then fast mode (default).	
					 Else slow mode.	
	[15:0]	16'h0	r/w	pll_speed_thresh_ring[15:0]	RING PLL Speed Threshold[11:0].	internal
						
	# addr = 0xe418			control_config5	Calibration Configuration 5	
	[31:24]	8'h0	r/w	pll_rate_sel_ring[7:0]	RING PLL Speed Rate Selection.	internal
	[23:16]	8'h0	r/w	pll_rate_sel[7:0]	PLL Speed Rate Selection.	internal
	[15:0]	16'h0	r/w	speed_thresh[15:0]	PLL Speed Threshold	internal
						
	# addr = 0xe41c			control_config7	Calibration Threshold 1	
	[31:24]	8'h6	r/w	cal_sq_thresh_in[7:0] 	SQ Threshold.	internal
	[23:16]	8'h13	r/w	cal_proc_subss[7:0]  	Process Threshold  SUBSS.	internal
	[15:8]	8'h10	r/w	cal_proc_ss2tt[7:0]   	Process Threshold  SS2TT.	internal
	[7:0]	8'h15	r/w	cal_proc_tt2ff[7:0] 	Process Threshold  TT2FF.	internal
						
	# addr = 0xe420			cal_data0	Calibration Result 0	
	[31:24]	8'h0	r/w	cal_tempc_mux_hold_sel[7:0]	PLLTemp Calibration Mux Hold Sel Result.	internal
	[23:16]	8'h0	r/w	cal_tempc_mux_sel[7:0]	PLL Temp Calibration Mux Sel Result.	internal
	[15:8]	8'h0	r/w	cal_lcvco_dac_lsb_r1[7:0]	LCVCO DAC LSB Calibration Result For PLL Speed 1.	internal
	[7:0]	8'h0	r/w	cal_lcvco_dac_lsb_r0[7:0]	LCVCO DAC LSB Calibration Result For PLL Speed 0.	internal
						
	# addr = 0xe424			cal_data1	Calibration Result 1	
	[31:24]	8'h0	r/w	cal_tempc_dac_sel[7:0]	PLL Temp Calibration DAC Sel Result.	internal
	[23:16]	8'h0	r/w	RESERVED		internal
	[15:8]	8'h0	r/w	cal_lcvco_dac_msb_r1[7:0]	LCVCO DAC MSB Calibration Result For PLL Speed 1.	internal
	[7:0]	8'h0	r/w	cal_lcvco_dac_msb_r0[7:0]	LCVCO DAC MSB Calibration Result For PLL Speed 0.	internal
						
	# addr = 0xe428			cal_data2	Calibration Result 2	
	[31:24]	8'h0	r/w	cal_lccap_msb_r1[7:0]	LCVCO Capacitor MSB Calibration Result For PLL Speed 1.	internal
	[23:16]	8'h0	r/w	cal_lccap_msb_r0[7:0]	LCVCO Capacitor MSB Calibration Result For PLL Speed 0.	internal
	[15:8]	8'h0	r/w	cal_lccap_lsb_r1[7:0]	LCVCO Capacitor LSB Calibration Result For PLL Speed 1.	internal
	[7:0]	8'h0	r/w	cal_lccap_lsb_r0[7:0]	LCVCO Capacitor LSB Calibration Result For PLL Speed 0.	internal
						
	# addr = 0xe42c			cal_data3	Calibration Result 3	
	[31:24]	8'h0	r/w	cal_process_value_lvt[7:0]	Process Calibration Result LVT.	internal
	[23:16]	8'h0	r/w	cal_process_value_ulvt[7:0]	Process Calibration Result ULVT.	internal
	[15:8]	8'h0	r/w	cal_plldcc_cnt_r1[7:0]	PLL DCC Calibration Result For PLL Speed 1.	internal
	[7:0]	8'h0	r/w	cal_plldcc_cnt_r0[7:0]	PLL DCC Calibration Result For PLL Speed 0.	internal
						
	# addr = 0xe430			cal_data5		
	[31:24]	8'h0	r/w	cal_pll_sllp_dac_coarse_ring_r1[7:0]	RING PLL Calibration Result For PLL Speed 1.	internal
	[23:16]	8'h0	r/w	cal_pll_sllp_dac_coarse_ring_r0[7:0]	RING PLL Calibration Result For PLL Speed 0.	internal
	[15:0]	16'h0	r/w	RESERVED		
						
	# addr = 0xe434			cal_data6		
	[31:16]	16'h0	r/w	cal_sllp_dac_fine_ring_r1[15:0]	RING PLL Calibration Result For PLL Speed 1.	internal
	[15:0]	16'h0	r/w	cal_sllp_dac_fine_ring_r0[15:0]	RING PLL Calibration Result For PLL Speed 0.	internal
						
	# addr = 0xe438			cal_data7		
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r/w	RESERVED		
	[15:8]	8'h0	r/w	cal_pll_speed_ring_r1[7:0] 	RING PLL Calibration Result For PLL Speed 1.	internal
	[7:0]	8'h0	r/w	cal_pll_speed_ring_r0[7:0] 	RING PLL Calibration Result For PLL Speed 0.	internal
						
	# addr = 0xe43c			train_if_config	Train Interface Config	
	[31:1]	31'h0	r/w	RESERVED		
	0	1'b0	r/w	PIPE4_EN	PCIE3 PIPE4 Interface Enable. 	
					In PCIe mode, default value=1. All in other phy modes, default value=0.	
					0: Do not support PCIE3 PIPE4 interface.	
					1: Support PCIE3 PIPE4 interface.	
						
	# addr = 0xe440			control_config6	Config control	
	[31:24]	0	r	refclk_freq[7:0]	Reference Frequency Clock For Firmware Info.	internal
					0: 0MHz (no use).	
					1: 1MHz.	
					2 ~ 255: 2 - 255MHz.	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	AUTO_RX_INIT_EN	Automatic Rx_Init Enable.	
					1: Enable automatic rx_init trigger after power up, partial slumber/slumber and speed change.	
					0: Disable automatic rx_init trigger after power up, partial slumber/slumber and speed change (Default).	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	txdetect_cal_done_lane0_rd	Lane0 Tx Timing Detect Calibration Done.	internal
	10	0	r/w	txdetect_cal_done_lane1_rd	Lane1 Tx Timing Detect Calibration Done.	internal
	9	0	r/w	txdetect_cal_done_lane2_rd	Lane2 Tx Timing Detect Calibration Done.	internal
	8	0	r/w	txdetect_cal_done_lane3_rd	Lane3 Tx Timing Detect Calibration Done.	internal
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	PHY_GEN_MAX[3:0]	Max Tx/Rx Speed Data Rate.	
						
	# addr = 0xe444			control_config8	Calibration Configuration 	
	[31:24]	8'h20	r/w	rxdcc_dll_cal_step_size[7:0]	RXDCC DLL Cal Continuous Step Size 	internal
	[23:16]	8'h08	r/w	ringpll_cal_step_size[7:0]	RINGPLL Cal Continuous Step Size 	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	pll_vcon_polarity_inv	RING PLL VCON Polarity Conversion	internal
	0	0	r/w	pll_vddvco_polarity_inv	RING PLL VDDVCO Polarity Conversion	internal
						
	# addr = 0xe448			cal_time_out_and_dis	Calibration Configuration 	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	eom_align_cal_timeout_dis	EOM Align Calibration Timeout Disable.	internal
	10	0	r/w	ringpll_cal_timeout_dis	RING PLL Calibration Timeout Disable.	internal
	9	0	r/w	pll_cal_timeout_dis	PLL Calibration Timeout Disable.	internal
	8	0	r/w	align90_cal_timeout_dis	Align90 Calibration Timeout Disable.	internal
	7	0	r/w	rximp_cal_timeout_dis	Rx Impedance Calibration Timeout Disable.	internal
					0: Enable timeout feature	
					1: Disable timeout feature	
	6	0	r/w	tximp_cal_timeout_dis	Tx Impedance Calibration Timeout Disable.	internal
					0: Enable timeout feature	
					1: Disable timeout feature	
	5	0	r/w	plldcc_cal_timeout_dis	PLL DCC Calibration Timeout Disable	internal
	4	0	r/w	txdcc_cal_timeout_dis	TXDCC Calibration Timeout Disable	internal
	3	0	r/w	txdcc_pdiv_cal_timeout_dis	TXDCC Post-Divider Calibration Timeout Disable	internal
	2	0	r/w	rxdcc_dll_cal_timeout_dis	RXDCC DLL Clock Calibration Timeout Disable	internal
	1	0	r/w	rxdcc_data_cal_timeout_dis	RXDCC DATA Clock Calibration Timeout Disable	internal
	0	0	r/w	rxdcc_eom_cal_timeout_dis	RXDCC EOM Clock Calibration Timeout Disable	internal
						
	# addr = 0xe44c			cal_status_read	Calibration Status	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r	pll_cal_ring_pass	RING PLL Calibration Pass Indicator.	internal
	10	0	r	plldcc_cal_pass	PLL DCC Calibration Pass Indicator.	internal
	9	0	r	process_cal_pass	Process Calibration Pass Indicator.	internal
	8	0	r	pll_amp_cal_pass	PLL Amplitude Calibration Pass Indicator.  	internal
	7	0	r	pll_temp_cal_pass	PLL Temperature Calibration Pass Indicator.	internal
	6	0	r	pll_cal_pass	PLL Calibration Pass Indicator.	internal
	5	0	r	process_cal_done	Process Calibration Done.	internal
					0: Process calibration is in progress or has not started. 	
					1: Process calibration is done.	
	4	0	r	pll_amp_cal_done	PLL Amplitude Calibration Done Indicator. 	internal
					0: PLL amplitude calibration is in progress or has not started. 	
					1: PLL amplitude calibration is done.	
	3	0	r	pll_temp_cal_done	PLL Temperature Calibration Done.	internal
					0: PLL temperature calibration is in progress or has not started. 	
					1: PLL temperature calibration is done.	
	2	0	r	pll_cal_done	PLL Calibration Done.	internal
					0: PLL calibration is in progress or has not started. 	
					1: PLL calibration is done.	
	1	0	r	plldcc_cal_done	PLL DCC Calibration Done.	internal
					0: PLL DCC calibration is in progress or has not started. 	
					1: PLL DCC calibration is done.	
	0	0	r	pll_cal_ring_done	RING PLL Calibration Done.	internal
					0: Ring PLL calibration is in progress or has not started. 	
					1: Ring PLL calibration is done.	
						
	# addr = 0xe450			mcu_config	MCU Configuration 	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r/w	RESERVED		
	[15:8]	0	r/w	RESERVED		
	[7:0]	0	r/w	master_mcu_sel[7:0]	Master MCU Selection	internal
					0: MCU0	
					1: MCU1	
					2: MCU2	
					3: MCU3	
					All others : N.A	
						
	# addr = 0xe454			mcu_control		
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r/w	RESERVED		
	[15:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	PHY_FM_RST	1=PHY Reset Stage	
					This bit will be auto clear by firmware.	
						
	# addr = 0xe458			mcu_config1		
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r/w	RESERVED		
	[15:0]	16'h190	r/w	MCU_FREQ[15:0]	MCUCLK Frequency For Firmware Internal Timer Delay	
					Unit is MHz.	
