{"sections":[],"metadata":{"symbolKind":"property","roleHeading":"Instance Property","modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing9PortBlockV8rawValueSSvp","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"String","preciseIdentifier":"s:SS","kind":"typeIdentifier"}],"role":"symbol","title":"rawValue"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock"]]},"kind":"symbol","schemaVersion":{"major":0,"minor":3,"patch":0},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/portblock\/rawvalue"]}],"abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code defining the port."}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock\/rawValue","interfaceLanguage":"swift"},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"String","kind":"typeIdentifier","preciseIdentifier":"s:SS"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}],"languages":["swift"],"platforms":["Linux"]}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/PortBlock/rawValue":{"url":"\/documentation\/vhdlparsing\/portblock\/rawvalue","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":" code defining the port.","type":"text"}],"kind":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"String","preciseIdentifier":"s:SS","kind":"typeIdentifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock\/rawValue","title":"rawValue","type":"topic","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/PortBlock":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/portblock","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock","abstract":[{"text":"A port statement in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortBlock"}],"type":"topic","title":"PortBlock","navigatorTitle":[{"kind":"identifier","text":"PortBlock"}]}}}