Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Aug 21 16:41:04 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file iicComm4_wrapper_timing_summary_routed.rpt -rpx iicComm4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : iicComm4_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.104        0.000                      0                 7745        0.021        0.000                      0                 7745        4.020        0.000                       0                  3307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.104        0.000                      0                 7745        0.021        0.000                      0                 7745        4.020        0.000                       0                  3307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 1.706ns (21.549%)  route 6.211ns (78.451%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.844     3.138    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.325    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.449 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.909    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.033 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.670     5.703    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.827 r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.758     6.585    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.118     6.703 f  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.105     7.808    iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X38Y77         LUT5 (Prop_lut5_I1_O)        0.326     8.134 f  iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.615     8.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.874 f  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.381     9.255    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.379 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=3, routed)           0.413     9.792    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I3_O)        0.124     9.916 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           1.139    11.055    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X3Y32         RAMB18E1                                     r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.571    12.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y32         RAMB18E1                                     r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB18_X3Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.159    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 1.706ns (21.993%)  route 6.051ns (78.007%))
  Logic Levels:           8  (LUT2=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.844     3.138    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.325    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.449 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.909    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.033 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.670     5.703    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.827 r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.758     6.585    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.118     6.703 f  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.105     7.808    iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X38Y77         LUT5 (Prop_lut5_I1_O)        0.326     8.134 f  iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.615     8.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.874 f  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.381     9.255    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.379 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=3, routed)           0.486     9.865    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X45Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.989 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_3/O
                         net (fo=2, routed)           0.906    10.895    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/rnext[5]
    RAMB18_X3Y32         RAMB18E1                                     r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.571    12.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y32         RAMB18E1                                     r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB18_X3Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.159    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 1.706ns (22.032%)  route 6.037ns (77.968%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.844     3.138    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.325    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.449 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.909    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.033 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.670     5.703    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.827 r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.758     6.585    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.118     6.703 f  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.105     7.808    iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X38Y77         LUT5 (Prop_lut5_I1_O)        0.326     8.134 f  iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.615     8.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.874 f  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.381     9.255    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.379 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=3, routed)           0.481     9.860    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I2_O)        0.124     9.984 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, routed)           0.897    10.881    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/rnext[6]
    RAMB18_X3Y32         RAMB18E1                                     r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.571    12.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y32         RAMB18E1                                     r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB18_X3Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.159    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.954ns (24.202%)  route 6.120ns (75.798%))
  Logic Levels:           10  (LUT2=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.844     3.138    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.325    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.449 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.909    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.033 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.670     5.703    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.827 f  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.758     6.585    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.118     6.703 r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.105     7.808    iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X38Y77         LUT5 (Prop_lut5_I1_O)        0.326     8.134 r  iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.615     8.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.874 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.504     9.377    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X43Y79         LUT5 (Prop_lut5_I3_O)        0.124     9.501 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.424     9.925    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.124    10.049 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.464    10.514    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X44Y80         LUT2 (Prop_lut2_I0_O)        0.124    10.638 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_2__5/O
                         net (fo=1, routed)           0.450    11.088    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_2__5_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.212 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1/O
                         net (fo=1, routed)           0.000    11.212    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1_n_0
    SLICE_X45Y80         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.467    12.646    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X45Y80         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X45Y80         FDRE (Setup_fdre_C_D)        0.029    12.650    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 1.706ns (22.874%)  route 5.752ns (77.126%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.844     3.138    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.325    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.449 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.909    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.033 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.670     5.703    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.827 f  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.758     6.585    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.118     6.703 r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.105     7.808    iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X38Y77         LUT5 (Prop_lut5_I1_O)        0.326     8.134 r  iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.615     8.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.874 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.504     9.377    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X43Y79         LUT5 (Prop_lut5_I3_O)        0.124     9.501 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.382     9.884    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.124    10.008 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    10.596    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X42Y79         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.468    12.647    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/ap_clk
    SLICE_X42Y79         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    12.098    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 1.706ns (22.874%)  route 5.752ns (77.126%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.844     3.138    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.325    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.449 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.909    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.033 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.670     5.703    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.827 f  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.758     6.585    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.118     6.703 r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.105     7.808    iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X38Y77         LUT5 (Prop_lut5_I1_O)        0.326     8.134 r  iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.615     8.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.874 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.504     9.377    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X43Y79         LUT5 (Prop_lut5_I3_O)        0.124     9.501 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.382     9.884    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.124    10.008 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    10.596    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X42Y79         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.468    12.647    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/ap_clk
    SLICE_X42Y79         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    12.098    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 1.582ns (21.375%)  route 5.819ns (78.625%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.844     3.138    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.325    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.449 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.909    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.033 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.670     5.703    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.827 f  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.758     6.585    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.118     6.703 r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.105     7.808    iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X38Y77         LUT5 (Prop_lut5_I1_O)        0.326     8.134 r  iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.615     8.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.874 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.535     9.409    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X45Y79         LUT5 (Prop_lut5_I3_O)        0.124     9.533 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_7/O
                         net (fo=2, routed)           1.007    10.539    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/rnext[1]
    RAMB18_X3Y32         RAMB18E1                                     r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.571    12.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y32         RAMB18E1                                     r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB18_X3Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.159    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.572ns (32.504%)  route 5.341ns (67.496%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.844     3.138    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.325    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.449 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.909    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.033 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.670     5.703    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.827 f  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.758     6.585    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.118     6.703 r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.105     7.808    iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X38Y77         LUT5 (Prop_lut5_I1_O)        0.326     8.134 r  iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.615     8.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.874 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.369     9.242    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X43Y78         LUT6 (Prop_lut6_I3_O)        0.124     9.366 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.694    10.061    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write_n_86
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.717 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.717    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/p_0_out_carry_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.051 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/p_0_out_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.051    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[5]_0[5]
    SLICE_X43Y76         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.464    12.643    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X43Y76         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.062    12.680    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 1.582ns (21.432%)  route 5.799ns (78.568%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.844     3.138    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.325    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.449 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.909    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.033 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.670     5.703    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.827 f  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.758     6.585    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.118     6.703 r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.105     7.808    iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X38Y77         LUT5 (Prop_lut5_I1_O)        0.326     8.134 r  iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.615     8.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.874 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.529     9.402    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.526 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_6/O
                         net (fo=2, routed)           0.993    10.519    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/rnext[2]
    RAMB18_X3Y32         RAMB18E1                                     r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.571    12.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y32         RAMB18E1                                     r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB18_X3Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.159    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 1.706ns (23.049%)  route 5.696ns (76.951%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.844     3.138    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.325    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.449 f  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.909    iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.033 r  iicComm4_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.670     5.703    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.827 f  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.758     6.585    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.118     6.703 r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.105     7.808    iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X38Y77         LUT5 (Prop_lut5_I1_O)        0.326     8.134 r  iicComm4_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.615     8.750    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.124     8.874 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.504     9.377    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X43Y79         LUT5 (Prop_lut5_I3_O)        0.124     9.501 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.382     9.884    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.124    10.008 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.532    10.540    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X41Y79         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        1.468    12.647    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/ap_clk
    SLICE_X41Y79         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X41Y79         FDRE (Setup_fdre_C_R)       -0.429    12.193    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  1.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 iicComm4_i/iiccomm4_0/inst/storemerge1_reg_846_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_stat_reg_val2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.552     0.888    iicComm4_i/iiccomm4_0/inst/ap_clk
    SLICE_X50Y95         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/storemerge1_reg_846_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  iicComm4_i/iiccomm4_0/inst/storemerge1_reg_846_reg[11]/Q
                         net (fo=1, routed)           0.157     1.193    iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/storemerge1_reg_846_reg[31][11]
    SLICE_X49Y95         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_stat_reg_val2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.824     1.190    iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/ap_clk
    SLICE_X49Y95         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_stat_reg_val2_reg[11]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.017     1.172    iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_stat_reg_val2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 iicComm4_i/iiccomm4_0/inst/sensorData_load_2_reg_1304_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_pressure_xlsb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.649%)  route 0.234ns (62.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.552     0.888    iicComm4_i/iiccomm4_0/inst/ap_clk
    SLICE_X53Y95         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/sensorData_load_2_reg_1304_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  iicComm4_i/iiccomm4_0/inst/sensorData_load_2_reg_1304_reg[11]/Q
                         net (fo=1, routed)           0.234     1.262    iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/sensorData_load_2_reg_1304_reg[31][11]
    SLICE_X49Y96         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_pressure_xlsb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.824     1.190    iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/ap_clk
    SLICE_X49Y96         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_pressure_xlsb_reg[11]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.072     1.227    iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_pressure_xlsb_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 iicComm4_i/iiccomm4_0/inst/storemerge1_reg_846_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_stat_reg_val2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.323%)  route 0.227ns (61.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.639     0.975    iicComm4_i/iiccomm4_0/inst/ap_clk
    SLICE_X47Y100        FDRE                                         r  iicComm4_i/iiccomm4_0/inst/storemerge1_reg_846_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  iicComm4_i/iiccomm4_0/inst/storemerge1_reg_846_reg[21]/Q
                         net (fo=1, routed)           0.227     1.343    iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/storemerge1_reg_846_reg[31][21]
    SLICE_X50Y100        FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_stat_reg_val2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.907     1.273    iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y100        FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_stat_reg_val2_reg[21]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.063     1.297    iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/int_stat_reg_val2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.737%)  route 0.230ns (55.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.552     0.888    iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/ap_clk
    SLICE_X51Y93         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_AXILiteS_s_axi_U/rdata_reg[0]/Q
                         net (fo=2, routed)           0.230     1.258    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[0]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.045     1.303 r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.303    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.824     1.190    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y93         FDRE                                         r  iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.092     1.247    iicComm4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 iicComm4_i/iiccomm4_0/inst/iic_addr_67_read_reg_1266_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ram_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.077%)  route 0.221ns (59.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.575     0.911    iicComm4_i/iiccomm4_0/inst/ap_clk
    SLICE_X54Y92         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iic_addr_67_read_reg_1266_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.148     1.059 r  iicComm4_i/iiccomm4_0/inst/iic_addr_67_read_reg_1266_reg[2]/Q
                         net (fo=1, routed)           0.221     1.280    iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/Q[2]
    RAMB36_X3Y19         RAMB36E1                                     r  iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.887     1.253    iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ap_clk
    RAMB36_X3Y19         RAMB36E1                                     r  iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.970    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     1.213    iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 iicComm4_i/iiccomm4_0/inst/iic_addr_67_read_reg_1266_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.017%)  route 0.222ns (59.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.575     0.911    iicComm4_i/iiccomm4_0/inst/ap_clk
    SLICE_X54Y92         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iic_addr_67_read_reg_1266_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.148     1.059 r  iicComm4_i/iiccomm4_0/inst/iic_addr_67_read_reg_1266_reg[4]/Q
                         net (fo=1, routed)           0.222     1.280    iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/Q[4]
    RAMB36_X3Y19         RAMB36E1                                     r  iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.887     1.253    iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ap_clk
    RAMB36_X3Y19         RAMB36E1                                     r  iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.970    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.242     1.212    iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iic_addr_67_read_reg_1266_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.701%)  route 0.265ns (65.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.555     0.891    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X49Y93         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[9]/Q
                         net (fo=7, routed)           0.265     1.297    iicComm4_i/iiccomm4_0/inst/iic_RDATA[9]
    SLICE_X53Y99         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iic_addr_67_read_reg_1266_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.821     1.187    iicComm4_i/iiccomm4_0/inst/ap_clk
    SLICE_X53Y99         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iic_addr_67_read_reg_1266_reg[9]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.076     1.228    iicComm4_i/iiccomm4_0/inst/iic_addr_67_read_reg_1266_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.924%)  route 0.214ns (59.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.550     0.886    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/ap_clk
    SLICE_X50Y88         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[7]/Q
                         net (fo=2, routed)           0.214     1.247    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[31][7]
    SLICE_X49Y92         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.823     1.189    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X49Y92         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[7]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.021     1.175    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.552%)  route 0.251ns (60.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.550     0.886    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/ap_clk
    SLICE_X50Y88         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[21]/Q
                         net (fo=2, routed)           0.251     1.300    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[31][21]
    SLICE_X49Y92         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.823     1.189    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X49Y92         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[21]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.070     1.224    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm4_i/iiccomm4_0/inst/iic_addr34_read_reg_1202_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.551     0.887    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y90         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[28]/Q
                         net (fo=7, routed)           0.282     1.310    iicComm4_i/iiccomm4_0/inst/iic_RDATA[28]
    SLICE_X49Y97         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iic_addr34_read_reg_1202_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3310, routed)        0.825     1.191    iicComm4_i/iiccomm4_0/inst/ap_clk
    SLICE_X49Y97         FDRE                                         r  iicComm4_i/iiccomm4_0/inst/iic_addr34_read_reg_1202_reg[28]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.070     1.226    iicComm4_i/iiccomm4_0/inst/iic_addr34_read_reg_1202_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iicComm4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y32    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y32    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19    iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19    iicComm4_i/iiccomm4_0/inst/sensorData_U/iiccomm4_sensorData_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  iicComm4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y111   iicComm4_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y111   iicComm4_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y111   iicComm4_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y82    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y82    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y82    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y82    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y82    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y84    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y82    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y84    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y82    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y82    iicComm4_i/iiccomm4_0/inst/iiccomm4_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y91    iicComm4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y94    iicComm4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y94    iicComm4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y91    iicComm4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y91    iicComm4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y91    iicComm4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y94    iicComm4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y94    iicComm4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y93    iicComm4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y93    iicComm4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



