

================================================================
== Vitis HLS Report for 'CreateBitMask'
================================================================
* Date:           Wed Nov  2 23:07:46 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.257 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_CreateBitMask_Pipeline_VITIS_LOOP_230_2_fu_114                   |CreateBitMask_Pipeline_VITIS_LOOP_230_2                   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4_fu_183  |CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4  |      642|      642|  6.420 us|  6.420 us|  642|  642|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_229_1  |        ?|        ?|         ?|          -|          -|    32|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      705|    12019|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      483|    -|
|Register             |        -|     -|       17|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      722|    12525|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-------+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF |  LUT  | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-------+-----+
    |grp_CreateBitMask_Pipeline_VITIS_LOOP_230_2_fu_114                   |CreateBitMask_Pipeline_VITIS_LOOP_230_2                   |        0|   0|    2|    223|    0|
    |grp_CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4_fu_183  |CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4  |        0|   0|  703|  11796|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-------+-----+
    |Total                                                                |                                                          |        0|   0|  705|  12019|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln229_fu_269_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln229_fu_263_p2  |      icmp|   0|  0|  10|           6|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|          12|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  26|          5|    1|          5|
    |i_fu_110                       |   9|          2|    6|         12|
    |weights_stream_0_0_0_010_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_011_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_012_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_013_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_014_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_015_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_016_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_017_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_018_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_019_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_01_read   |  14|          3|    1|          3|
    |weights_stream_0_0_0_020_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_021_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_022_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_023_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_024_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_025_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_026_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_027_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_028_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_029_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_02_read   |  14|          3|    1|          3|
    |weights_stream_0_0_0_030_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_031_read  |  14|          3|    1|          3|
    |weights_stream_0_0_0_03_read   |  14|          3|    1|          3|
    |weights_stream_0_0_0_04_read   |  14|          3|    1|          3|
    |weights_stream_0_0_0_05_read   |  14|          3|    1|          3|
    |weights_stream_0_0_0_06_read   |  14|          3|    1|          3|
    |weights_stream_0_0_0_07_read   |  14|          3|    1|          3|
    |weights_stream_0_0_0_08_read   |  14|          3|    1|          3|
    |weights_stream_0_0_0_09_read   |  14|          3|    1|          3|
    |weights_stream_0_0_0_0_read    |  14|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 483|        103|   39|        113|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                       | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                         |  4|   0|    4|          0|
    |empty_304_reg_295                                                                 |  5|   0|    5|          0|
    |grp_CreateBitMask_Pipeline_VITIS_LOOP_230_2_fu_114_ap_start_reg                   |  1|   0|    1|          0|
    |grp_CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4_fu_183_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_110                                                                          |  6|   0|    6|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                             | 17|   0|   17|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|             CreateBitMask|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|             CreateBitMask|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|             CreateBitMask|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|             CreateBitMask|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|             CreateBitMask|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|             CreateBitMask|  return value|
|weights_stream_0_0_0_0_dout       |   in|   32|     ap_fifo|    weights_stream_0_0_0_0|       pointer|
|weights_stream_0_0_0_0_empty_n    |   in|    1|     ap_fifo|    weights_stream_0_0_0_0|       pointer|
|weights_stream_0_0_0_0_read       |  out|    1|     ap_fifo|    weights_stream_0_0_0_0|       pointer|
|weights_stream_0_0_0_01_dout      |   in|   32|     ap_fifo|   weights_stream_0_0_0_01|       pointer|
|weights_stream_0_0_0_01_empty_n   |   in|    1|     ap_fifo|   weights_stream_0_0_0_01|       pointer|
|weights_stream_0_0_0_01_read      |  out|    1|     ap_fifo|   weights_stream_0_0_0_01|       pointer|
|weights_stream_0_0_0_02_dout      |   in|   32|     ap_fifo|   weights_stream_0_0_0_02|       pointer|
|weights_stream_0_0_0_02_empty_n   |   in|    1|     ap_fifo|   weights_stream_0_0_0_02|       pointer|
|weights_stream_0_0_0_02_read      |  out|    1|     ap_fifo|   weights_stream_0_0_0_02|       pointer|
|weights_stream_0_0_0_03_dout      |   in|   32|     ap_fifo|   weights_stream_0_0_0_03|       pointer|
|weights_stream_0_0_0_03_empty_n   |   in|    1|     ap_fifo|   weights_stream_0_0_0_03|       pointer|
|weights_stream_0_0_0_03_read      |  out|    1|     ap_fifo|   weights_stream_0_0_0_03|       pointer|
|weights_stream_0_0_0_04_dout      |   in|   32|     ap_fifo|   weights_stream_0_0_0_04|       pointer|
|weights_stream_0_0_0_04_empty_n   |   in|    1|     ap_fifo|   weights_stream_0_0_0_04|       pointer|
|weights_stream_0_0_0_04_read      |  out|    1|     ap_fifo|   weights_stream_0_0_0_04|       pointer|
|weights_stream_0_0_0_05_dout      |   in|   32|     ap_fifo|   weights_stream_0_0_0_05|       pointer|
|weights_stream_0_0_0_05_empty_n   |   in|    1|     ap_fifo|   weights_stream_0_0_0_05|       pointer|
|weights_stream_0_0_0_05_read      |  out|    1|     ap_fifo|   weights_stream_0_0_0_05|       pointer|
|weights_stream_0_0_0_06_dout      |   in|   32|     ap_fifo|   weights_stream_0_0_0_06|       pointer|
|weights_stream_0_0_0_06_empty_n   |   in|    1|     ap_fifo|   weights_stream_0_0_0_06|       pointer|
|weights_stream_0_0_0_06_read      |  out|    1|     ap_fifo|   weights_stream_0_0_0_06|       pointer|
|weights_stream_0_0_0_07_dout      |   in|   32|     ap_fifo|   weights_stream_0_0_0_07|       pointer|
|weights_stream_0_0_0_07_empty_n   |   in|    1|     ap_fifo|   weights_stream_0_0_0_07|       pointer|
|weights_stream_0_0_0_07_read      |  out|    1|     ap_fifo|   weights_stream_0_0_0_07|       pointer|
|weights_stream_0_0_0_08_dout      |   in|   32|     ap_fifo|   weights_stream_0_0_0_08|       pointer|
|weights_stream_0_0_0_08_empty_n   |   in|    1|     ap_fifo|   weights_stream_0_0_0_08|       pointer|
|weights_stream_0_0_0_08_read      |  out|    1|     ap_fifo|   weights_stream_0_0_0_08|       pointer|
|weights_stream_0_0_0_09_dout      |   in|   32|     ap_fifo|   weights_stream_0_0_0_09|       pointer|
|weights_stream_0_0_0_09_empty_n   |   in|    1|     ap_fifo|   weights_stream_0_0_0_09|       pointer|
|weights_stream_0_0_0_09_read      |  out|    1|     ap_fifo|   weights_stream_0_0_0_09|       pointer|
|weights_stream_0_0_0_010_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_010|       pointer|
|weights_stream_0_0_0_010_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_010|       pointer|
|weights_stream_0_0_0_010_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_010|       pointer|
|weights_stream_0_0_0_011_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_011|       pointer|
|weights_stream_0_0_0_011_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_011|       pointer|
|weights_stream_0_0_0_011_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_011|       pointer|
|weights_stream_0_0_0_012_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_012|       pointer|
|weights_stream_0_0_0_012_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_012|       pointer|
|weights_stream_0_0_0_012_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_012|       pointer|
|weights_stream_0_0_0_013_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_013|       pointer|
|weights_stream_0_0_0_013_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_013|       pointer|
|weights_stream_0_0_0_013_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_013|       pointer|
|weights_stream_0_0_0_014_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_014|       pointer|
|weights_stream_0_0_0_014_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_014|       pointer|
|weights_stream_0_0_0_014_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_014|       pointer|
|weights_stream_0_0_0_015_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_015|       pointer|
|weights_stream_0_0_0_015_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_015|       pointer|
|weights_stream_0_0_0_015_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_015|       pointer|
|weights_stream_0_0_0_016_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_016|       pointer|
|weights_stream_0_0_0_016_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_016|       pointer|
|weights_stream_0_0_0_016_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_016|       pointer|
|weights_stream_0_0_0_017_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_017|       pointer|
|weights_stream_0_0_0_017_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_017|       pointer|
|weights_stream_0_0_0_017_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_017|       pointer|
|weights_stream_0_0_0_018_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_018|       pointer|
|weights_stream_0_0_0_018_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_018|       pointer|
|weights_stream_0_0_0_018_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_018|       pointer|
|weights_stream_0_0_0_019_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_019|       pointer|
|weights_stream_0_0_0_019_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_019|       pointer|
|weights_stream_0_0_0_019_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_019|       pointer|
|weights_stream_0_0_0_020_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_020|       pointer|
|weights_stream_0_0_0_020_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_020|       pointer|
|weights_stream_0_0_0_020_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_020|       pointer|
|weights_stream_0_0_0_021_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_021|       pointer|
|weights_stream_0_0_0_021_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_021|       pointer|
|weights_stream_0_0_0_021_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_021|       pointer|
|weights_stream_0_0_0_022_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_022|       pointer|
|weights_stream_0_0_0_022_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_022|       pointer|
|weights_stream_0_0_0_022_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_022|       pointer|
|weights_stream_0_0_0_023_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_023|       pointer|
|weights_stream_0_0_0_023_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_023|       pointer|
|weights_stream_0_0_0_023_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_023|       pointer|
|weights_stream_0_0_0_024_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_024|       pointer|
|weights_stream_0_0_0_024_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_024|       pointer|
|weights_stream_0_0_0_024_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_024|       pointer|
|weights_stream_0_0_0_025_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_025|       pointer|
|weights_stream_0_0_0_025_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_025|       pointer|
|weights_stream_0_0_0_025_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_025|       pointer|
|weights_stream_0_0_0_026_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_026|       pointer|
|weights_stream_0_0_0_026_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_026|       pointer|
|weights_stream_0_0_0_026_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_026|       pointer|
|weights_stream_0_0_0_027_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_027|       pointer|
|weights_stream_0_0_0_027_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_027|       pointer|
|weights_stream_0_0_0_027_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_027|       pointer|
|weights_stream_0_0_0_028_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_028|       pointer|
|weights_stream_0_0_0_028_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_028|       pointer|
|weights_stream_0_0_0_028_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_028|       pointer|
|weights_stream_0_0_0_029_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_029|       pointer|
|weights_stream_0_0_0_029_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_029|       pointer|
|weights_stream_0_0_0_029_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_029|       pointer|
|weights_stream_0_0_0_030_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_030|       pointer|
|weights_stream_0_0_0_030_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_030|       pointer|
|weights_stream_0_0_0_030_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_030|       pointer|
|weights_stream_0_0_0_031_dout     |   in|   32|     ap_fifo|  weights_stream_0_0_0_031|       pointer|
|weights_stream_0_0_0_031_empty_n  |   in|    1|     ap_fifo|  weights_stream_0_0_0_031|       pointer|
|weights_stream_0_0_0_031_read     |  out|    1|     ap_fifo|  weights_stream_0_0_0_031|       pointer|
|processing_buffer_address0        |  out|    5|   ap_memory|         processing_buffer|         array|
|processing_buffer_ce0             |  out|    1|   ap_memory|         processing_buffer|         array|
|processing_buffer_we0             |  out|    1|   ap_memory|         processing_buffer|         array|
|processing_buffer_d0              |  out|  640|   ap_memory|         processing_buffer|         array|
|bit_buffer_weights_address0       |  out|    5|   ap_memory|        bit_buffer_weights|         array|
|bit_buffer_weights_ce0            |  out|    1|   ap_memory|        bit_buffer_weights|         array|
|bit_buffer_weights_we0            |  out|    1|   ap_memory|        bit_buffer_weights|         array|
|bit_buffer_weights_d0             |  out|   20|   ap_memory|        bit_buffer_weights|         array|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_08, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_09, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_010, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_011, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_014, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_015, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_016, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_017, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_020, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_021, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_022, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_023, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_024, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_025, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_026, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_027, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_028, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_029, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_030, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_031, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i640 %processing_buffer, i64 666, i64 30, i64 1"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln229 = store i6 0, i6 %i" [FC_Layer.cpp:229]   --->   Operation 39 'store' 'store_ln229' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln229 = br void" [FC_Layer.cpp:229]   --->   Operation 40 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_11 = load i6 %i"   --->   Operation 41 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.71ns)   --->   "%icmp_ln229 = icmp_eq  i6 %i_11, i6 32" [FC_Layer.cpp:229]   --->   Operation 42 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.84ns)   --->   "%add_ln229 = add i6 %i_11, i6 1" [FC_Layer.cpp:229]   --->   Operation 44 'add' 'add_ln229' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %.split5, void %.preheader.preheader.preheader" [FC_Layer.cpp:229]   --->   Operation 45 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_304 = trunc i6 %i_11"   --->   Operation 46 'trunc' 'empty_304' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_305 = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty_305' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.82ns)   --->   "%call_ln0 = call void @CreateBitMask_Pipeline_VITIS_LOOP_230_2, i5 %empty_304, i32 %weights_stream_0_0_0_0, i32 %weights_stream_0_0_0_01, i32 %weights_stream_0_0_0_02, i32 %weights_stream_0_0_0_03, i32 %weights_stream_0_0_0_04, i32 %weights_stream_0_0_0_05, i32 %weights_stream_0_0_0_06, i32 %weights_stream_0_0_0_07, i32 %weights_stream_0_0_0_08, i32 %weights_stream_0_0_0_09, i32 %weights_stream_0_0_0_010, i32 %weights_stream_0_0_0_011, i32 %weights_stream_0_0_0_012, i32 %weights_stream_0_0_0_013, i32 %weights_stream_0_0_0_014, i32 %weights_stream_0_0_0_015, i32 %weights_stream_0_0_0_016, i32 %weights_stream_0_0_0_017, i32 %weights_stream_0_0_0_018, i32 %weights_stream_0_0_0_019, i32 %weights_stream_0_0_0_020, i32 %weights_stream_0_0_0_021, i32 %weights_stream_0_0_0_022, i32 %weights_stream_0_0_0_023, i32 %weights_stream_0_0_0_024, i32 %weights_stream_0_0_0_025, i32 %weights_stream_0_0_0_026, i32 %weights_stream_0_0_0_027, i32 %weights_stream_0_0_0_028, i32 %weights_stream_0_0_0_029, i32 %weights_stream_0_0_0_030, i32 %weights_stream_0_0_0_031"   --->   Operation 48 'call' 'call_ln0' <Predicate = (!icmp_ln229)> <Delay = 0.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln229 = store i6 %add_ln229, i6 %i" [FC_Layer.cpp:229]   --->   Operation 49 'store' 'store_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.46>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_303 = wait i32 @_ssdm_op_Wait"   --->   Operation 50 'wait' 'empty_303' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4, i32 %weights_stream_0_0_0_0, i32 %weights_stream_0_0_0_01, i32 %weights_stream_0_0_0_02, i32 %weights_stream_0_0_0_03, i32 %weights_stream_0_0_0_04, i32 %weights_stream_0_0_0_05, i32 %weights_stream_0_0_0_06, i32 %weights_stream_0_0_0_07, i32 %weights_stream_0_0_0_08, i32 %weights_stream_0_0_0_09, i32 %weights_stream_0_0_0_010, i32 %weights_stream_0_0_0_011, i32 %weights_stream_0_0_0_012, i32 %weights_stream_0_0_0_013, i32 %weights_stream_0_0_0_014, i32 %weights_stream_0_0_0_015, i32 %weights_stream_0_0_0_016, i32 %weights_stream_0_0_0_017, i32 %weights_stream_0_0_0_018, i32 %weights_stream_0_0_0_019, i32 %weights_stream_0_0_0_020, i32 %weights_stream_0_0_0_021, i32 %weights_stream_0_0_0_022, i32 %weights_stream_0_0_0_023, i32 %weights_stream_0_0_0_024, i32 %weights_stream_0_0_0_025, i32 %weights_stream_0_0_0_026, i32 %weights_stream_0_0_0_027, i32 %weights_stream_0_0_0_028, i32 %weights_stream_0_0_0_029, i32 %weights_stream_0_0_0_030, i32 %weights_stream_0_0_0_031, i640 %processing_buffer, i20 %bit_buffer_weights"   --->   Operation 51 'call' 'call_ln0' <Predicate = (icmp_ln229)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln229 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [FC_Layer.cpp:229]   --->   Operation 52 'specloopname' 'specloopname_ln229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CreateBitMask_Pipeline_VITIS_LOOP_230_2, i5 %empty_304, i32 %weights_stream_0_0_0_0, i32 %weights_stream_0_0_0_01, i32 %weights_stream_0_0_0_02, i32 %weights_stream_0_0_0_03, i32 %weights_stream_0_0_0_04, i32 %weights_stream_0_0_0_05, i32 %weights_stream_0_0_0_06, i32 %weights_stream_0_0_0_07, i32 %weights_stream_0_0_0_08, i32 %weights_stream_0_0_0_09, i32 %weights_stream_0_0_0_010, i32 %weights_stream_0_0_0_011, i32 %weights_stream_0_0_0_012, i32 %weights_stream_0_0_0_013, i32 %weights_stream_0_0_0_014, i32 %weights_stream_0_0_0_015, i32 %weights_stream_0_0_0_016, i32 %weights_stream_0_0_0_017, i32 %weights_stream_0_0_0_018, i32 %weights_stream_0_0_0_019, i32 %weights_stream_0_0_0_020, i32 %weights_stream_0_0_0_021, i32 %weights_stream_0_0_0_022, i32 %weights_stream_0_0_0_023, i32 %weights_stream_0_0_0_024, i32 %weights_stream_0_0_0_025, i32 %weights_stream_0_0_0_026, i32 %weights_stream_0_0_0_027, i32 %weights_stream_0_0_0_028, i32 %weights_stream_0_0_0_029, i32 %weights_stream_0_0_0_030, i32 %weights_stream_0_0_0_031"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4, i32 %weights_stream_0_0_0_0, i32 %weights_stream_0_0_0_01, i32 %weights_stream_0_0_0_02, i32 %weights_stream_0_0_0_03, i32 %weights_stream_0_0_0_04, i32 %weights_stream_0_0_0_05, i32 %weights_stream_0_0_0_06, i32 %weights_stream_0_0_0_07, i32 %weights_stream_0_0_0_08, i32 %weights_stream_0_0_0_09, i32 %weights_stream_0_0_0_010, i32 %weights_stream_0_0_0_011, i32 %weights_stream_0_0_0_012, i32 %weights_stream_0_0_0_013, i32 %weights_stream_0_0_0_014, i32 %weights_stream_0_0_0_015, i32 %weights_stream_0_0_0_016, i32 %weights_stream_0_0_0_017, i32 %weights_stream_0_0_0_018, i32 %weights_stream_0_0_0_019, i32 %weights_stream_0_0_0_020, i32 %weights_stream_0_0_0_021, i32 %weights_stream_0_0_0_022, i32 %weights_stream_0_0_0_023, i32 %weights_stream_0_0_0_024, i32 %weights_stream_0_0_0_025, i32 %weights_stream_0_0_0_026, i32 %weights_stream_0_0_0_027, i32 %weights_stream_0_0_0_028, i32 %weights_stream_0_0_0_029, i32 %weights_stream_0_0_0_030, i32 %weights_stream_0_0_0_031, i640 %processing_buffer, i20 %bit_buffer_weights"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln251 = ret" [FC_Layer.cpp:251]   --->   Operation 56 'ret' 'ret_ln251' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_stream_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_08]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_09]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_010]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_011]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_012]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_013]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_014]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_015]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_016]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_017]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_020]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_021]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_022]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_023]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_024]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_025]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_026]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_027]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_028]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_029]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_030]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_031]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ processing_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bit_buffer_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01110]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
store_ln229        (store            ) [ 00000]
br_ln229           (br               ) [ 00000]
i_11               (load             ) [ 00000]
icmp_ln229         (icmp             ) [ 00110]
empty              (speclooptripcount) [ 00000]
add_ln229          (add              ) [ 00000]
br_ln229           (br               ) [ 00000]
empty_304          (trunc            ) [ 00010]
empty_305          (wait             ) [ 00000]
store_ln229        (store            ) [ 00000]
empty_303          (wait             ) [ 00000]
specloopname_ln229 (specloopname     ) [ 00000]
call_ln0           (call             ) [ 00000]
br_ln0             (br               ) [ 00000]
call_ln0           (call             ) [ 00000]
ret_ln251          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_stream_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_stream_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_stream_0_0_0_02">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_stream_0_0_0_03">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_stream_0_0_0_04">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_stream_0_0_0_05">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_stream_0_0_0_06">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_stream_0_0_0_07">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_07"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_stream_0_0_0_08">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_08"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_stream_0_0_0_09">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_09"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_stream_0_0_0_010">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_010"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_stream_0_0_0_011">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_011"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_stream_0_0_0_012">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_012"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_stream_0_0_0_013">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_013"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_stream_0_0_0_014">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_014"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_stream_0_0_0_015">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_015"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_stream_0_0_0_016">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_016"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_stream_0_0_0_017">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_017"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_stream_0_0_0_018">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_018"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_stream_0_0_0_019">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_019"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_stream_0_0_0_020">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_020"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_stream_0_0_0_021">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_021"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_stream_0_0_0_022">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_022"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_stream_0_0_0_023">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_023"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_stream_0_0_0_024">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_024"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_stream_0_0_0_025">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_025"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights_stream_0_0_0_026">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_026"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weights_stream_0_0_0_027">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_027"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weights_stream_0_0_0_028">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_028"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weights_stream_0_0_0_029">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_029"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weights_stream_0_0_0_030">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_030"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="weights_stream_0_0_0_031">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_031"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="processing_buffer">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processing_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="bit_buffer_weights">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_buffer_weights"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CreateBitMask_Pipeline_VITIS_LOOP_230_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_CreateBitMask_Pipeline_VITIS_LOOP_230_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="0" index="3" bw="32" slack="0"/>
<pin id="119" dir="0" index="4" bw="32" slack="0"/>
<pin id="120" dir="0" index="5" bw="32" slack="0"/>
<pin id="121" dir="0" index="6" bw="32" slack="0"/>
<pin id="122" dir="0" index="7" bw="32" slack="0"/>
<pin id="123" dir="0" index="8" bw="32" slack="0"/>
<pin id="124" dir="0" index="9" bw="32" slack="0"/>
<pin id="125" dir="0" index="10" bw="32" slack="0"/>
<pin id="126" dir="0" index="11" bw="32" slack="0"/>
<pin id="127" dir="0" index="12" bw="32" slack="0"/>
<pin id="128" dir="0" index="13" bw="32" slack="0"/>
<pin id="129" dir="0" index="14" bw="32" slack="0"/>
<pin id="130" dir="0" index="15" bw="32" slack="0"/>
<pin id="131" dir="0" index="16" bw="32" slack="0"/>
<pin id="132" dir="0" index="17" bw="32" slack="0"/>
<pin id="133" dir="0" index="18" bw="32" slack="0"/>
<pin id="134" dir="0" index="19" bw="32" slack="0"/>
<pin id="135" dir="0" index="20" bw="32" slack="0"/>
<pin id="136" dir="0" index="21" bw="32" slack="0"/>
<pin id="137" dir="0" index="22" bw="32" slack="0"/>
<pin id="138" dir="0" index="23" bw="32" slack="0"/>
<pin id="139" dir="0" index="24" bw="32" slack="0"/>
<pin id="140" dir="0" index="25" bw="32" slack="0"/>
<pin id="141" dir="0" index="26" bw="32" slack="0"/>
<pin id="142" dir="0" index="27" bw="32" slack="0"/>
<pin id="143" dir="0" index="28" bw="32" slack="0"/>
<pin id="144" dir="0" index="29" bw="32" slack="0"/>
<pin id="145" dir="0" index="30" bw="32" slack="0"/>
<pin id="146" dir="0" index="31" bw="32" slack="0"/>
<pin id="147" dir="0" index="32" bw="32" slack="0"/>
<pin id="148" dir="0" index="33" bw="32" slack="0"/>
<pin id="149" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="0" index="3" bw="32" slack="0"/>
<pin id="188" dir="0" index="4" bw="32" slack="0"/>
<pin id="189" dir="0" index="5" bw="32" slack="0"/>
<pin id="190" dir="0" index="6" bw="32" slack="0"/>
<pin id="191" dir="0" index="7" bw="32" slack="0"/>
<pin id="192" dir="0" index="8" bw="32" slack="0"/>
<pin id="193" dir="0" index="9" bw="32" slack="0"/>
<pin id="194" dir="0" index="10" bw="32" slack="0"/>
<pin id="195" dir="0" index="11" bw="32" slack="0"/>
<pin id="196" dir="0" index="12" bw="32" slack="0"/>
<pin id="197" dir="0" index="13" bw="32" slack="0"/>
<pin id="198" dir="0" index="14" bw="32" slack="0"/>
<pin id="199" dir="0" index="15" bw="32" slack="0"/>
<pin id="200" dir="0" index="16" bw="32" slack="0"/>
<pin id="201" dir="0" index="17" bw="32" slack="0"/>
<pin id="202" dir="0" index="18" bw="32" slack="0"/>
<pin id="203" dir="0" index="19" bw="32" slack="0"/>
<pin id="204" dir="0" index="20" bw="32" slack="0"/>
<pin id="205" dir="0" index="21" bw="32" slack="0"/>
<pin id="206" dir="0" index="22" bw="32" slack="0"/>
<pin id="207" dir="0" index="23" bw="32" slack="0"/>
<pin id="208" dir="0" index="24" bw="32" slack="0"/>
<pin id="209" dir="0" index="25" bw="32" slack="0"/>
<pin id="210" dir="0" index="26" bw="32" slack="0"/>
<pin id="211" dir="0" index="27" bw="32" slack="0"/>
<pin id="212" dir="0" index="28" bw="32" slack="0"/>
<pin id="213" dir="0" index="29" bw="32" slack="0"/>
<pin id="214" dir="0" index="30" bw="32" slack="0"/>
<pin id="215" dir="0" index="31" bw="32" slack="0"/>
<pin id="216" dir="0" index="32" bw="32" slack="0"/>
<pin id="217" dir="0" index="33" bw="640" slack="0"/>
<pin id="218" dir="0" index="34" bw="20" slack="0"/>
<pin id="219" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln229_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="6" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_11_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="1"/>
<pin id="262" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln229_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="6" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln229/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln229_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="empty_304_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_304/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln229_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="6" slack="1"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="295" class="1005" name="empty_304_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="1"/>
<pin id="297" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_304 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="150"><net_src comp="102" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="114" pin=7"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="114" pin=8"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="114" pin=9"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="114" pin=10"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="114" pin=11"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="114" pin=12"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="114" pin=13"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="114" pin=14"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="114" pin=15"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="114" pin=16"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="114" pin=17"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="114" pin=18"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="114" pin=19"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="114" pin=20"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="114" pin=21"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="114" pin=22"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="114" pin=23"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="114" pin=24"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="114" pin=25"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="114" pin=26"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="114" pin=27"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="114" pin=28"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="114" pin=29"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="114" pin=30"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="114" pin=31"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="114" pin=32"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="114" pin=33"/></net>

<net id="220"><net_src comp="104" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="183" pin=4"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="183" pin=5"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="183" pin=6"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="183" pin=7"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="183" pin=8"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="183" pin=9"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="183" pin=10"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="183" pin=11"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="183" pin=12"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="183" pin=13"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="183" pin=14"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="183" pin=15"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="183" pin=16"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="183" pin=17"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="183" pin=18"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="183" pin=19"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="183" pin=20"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="183" pin=21"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="183" pin=22"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="183" pin=23"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="183" pin=24"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="183" pin=25"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="183" pin=26"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="183" pin=27"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="183" pin=28"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="183" pin=29"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="183" pin=30"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="183" pin=31"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="183" pin=32"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="183" pin=33"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="183" pin=34"/></net>

<net id="259"><net_src comp="90" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="92" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="260" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="98" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="260" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="284"><net_src comp="269" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="110" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="298"><net_src comp="275" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_stream_0_0_0_0 | {}
	Port: weights_stream_0_0_0_01 | {}
	Port: weights_stream_0_0_0_02 | {}
	Port: weights_stream_0_0_0_03 | {}
	Port: weights_stream_0_0_0_04 | {}
	Port: weights_stream_0_0_0_05 | {}
	Port: weights_stream_0_0_0_06 | {}
	Port: weights_stream_0_0_0_07 | {}
	Port: weights_stream_0_0_0_08 | {}
	Port: weights_stream_0_0_0_09 | {}
	Port: weights_stream_0_0_0_010 | {}
	Port: weights_stream_0_0_0_011 | {}
	Port: weights_stream_0_0_0_012 | {}
	Port: weights_stream_0_0_0_013 | {}
	Port: weights_stream_0_0_0_014 | {}
	Port: weights_stream_0_0_0_015 | {}
	Port: weights_stream_0_0_0_016 | {}
	Port: weights_stream_0_0_0_017 | {}
	Port: weights_stream_0_0_0_018 | {}
	Port: weights_stream_0_0_0_019 | {}
	Port: weights_stream_0_0_0_020 | {}
	Port: weights_stream_0_0_0_021 | {}
	Port: weights_stream_0_0_0_022 | {}
	Port: weights_stream_0_0_0_023 | {}
	Port: weights_stream_0_0_0_024 | {}
	Port: weights_stream_0_0_0_025 | {}
	Port: weights_stream_0_0_0_026 | {}
	Port: weights_stream_0_0_0_027 | {}
	Port: weights_stream_0_0_0_028 | {}
	Port: weights_stream_0_0_0_029 | {}
	Port: weights_stream_0_0_0_030 | {}
	Port: weights_stream_0_0_0_031 | {}
	Port: processing_buffer | {2 4 }
	Port: bit_buffer_weights | {2 4 }
 - Input state : 
	Port: CreateBitMask : weights_stream_0_0_0_0 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_01 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_02 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_03 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_04 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_05 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_06 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_07 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_08 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_09 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_010 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_011 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_012 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_013 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_014 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_015 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_016 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_017 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_018 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_019 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_020 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_021 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_022 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_023 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_024 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_025 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_026 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_027 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_028 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_029 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_030 | {2 3 4 }
	Port: CreateBitMask : weights_stream_0_0_0_031 | {2 3 4 }
  - Chain level:
	State 1
		store_ln229 : 1
	State 2
		icmp_ln229 : 1
		add_ln229 : 1
		br_ln229 : 2
		empty_304 : 1
		call_ln0 : 2
		store_ln229 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|
| Operation|                           Functional Unit                           |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|
|   call   |          grp_CreateBitMask_Pipeline_VITIS_LOOP_230_2_fu_114         |    1    |    0    |
|          | grp_CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4_fu_183 |   732   |   4817  |
|----------|---------------------------------------------------------------------|---------|---------|
|    add   |                           add_ln229_fu_269                          |    0    |    13   |
|----------|---------------------------------------------------------------------|---------|---------|
|   icmp   |                          icmp_ln229_fu_263                          |    0    |    10   |
|----------|---------------------------------------------------------------------|---------|---------|
|   trunc  |                           empty_304_fu_275                          |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|   Total  |                                                                     |   733   |   4840  |
|----------|---------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|empty_304_reg_295|    5   |
|    i_reg_285    |    6   |
+-----------------+--------+
|      Total      |   11   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_CreateBitMask_Pipeline_VITIS_LOOP_230_2_fu_114 |  p1  |   2  |   5  |   10   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   10   ||   0.46  ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   733  |  4840  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   11   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   744  |  4849  |
+-----------+--------+--------+--------+
