#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Oct 23 17:24:22 2022
# Process ID: 9040
# Current directory: C:/Users/jhmso/vivado_projects/exercise4/exercise4.runs/synth_1
# Command line: vivado.exe -log led_driver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_driver.tcl
# Log file: C:/Users/jhmso/vivado_projects/exercise4/exercise4.runs/synth_1/led_driver.vds
# Journal file: C:/Users/jhmso/vivado_projects/exercise4/exercise4.runs/synth_1\vivado.jou
# Running On: LAPTOP-3B46U8B5, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 4, Host memory: 8266 MB
#-----------------------------------------------------------
source led_driver.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1286.742 ; gain = 0.000
Command: synth_design -top led_driver -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3804
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1286.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led_driver' [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/sources_1/new/led_driver.vhd:48]
WARNING: [Synth 8-614] signal 'loop_flag' is read in the process but is not in the sensitivity list [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/sources_1/new/led_driver.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'led_driver' (0#1) [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/sources_1/new/led_driver.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.277 ; gain = 0.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1287.277 ; gain = 0.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1287.277 ; gain = 0.535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1287.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD0'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD1'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD2'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD3'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD7'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW0'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW1'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW2'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW3'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW4'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW5'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW6'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW7'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc:375]
Finished Parsing XDC File [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/constrs_1/imports/Downloads/zedboard_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_driver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_driver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1341.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1341.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/jhmso/vivado_projects/exercise4/exercise4.srcs/sources_1/new/led_driver.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     5|
|5     |LUT4   |     1|
|6     |LUT5   |     3|
|7     |LUT6   |    10|
|8     |FDCE   |    32|
|9     |FDRE   |     3|
|10    |LD     |     3|
|11    |IBUF   |     4|
|12    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.766 ; gain = 55.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1341.766 ; gain = 0.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.766 ; gain = 55.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1343.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete, checksum: 99ecfdab
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 21 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1349.047 ; gain = 62.305
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/jhmso/vivado_projects/exercise4/exercise4.runs/synth_1/led_driver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_driver_utilization_synth.rpt -pb led_driver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 23 17:25:16 2022...
