5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always3.1.11A.vcd) 2 -o (always3.1.11A.cdd) 2 -v (always3.1.11A.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always3.1.11A.v 23 56 1 
2 1 27 27 27 7000b 3 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 value1 1 25 7000a 1 0 3 0 4 17 0 f 0 1 0 0
1 value2 2 25 70011 1 0 3 0 4 17 0 f 0 0 0 0
1 value3 3 25 70018 1 0 3 0 4 17 0 f 0 0 0 0
4 1 7 1 0 1
3 1 main.u$0 "main.u$0" 0 always3.1.11A.v 27 30 1 
2 2 28 28 28 b000b 1 0 1008 0 0 32 48 5 0
2 3 28 28 28 a000b 5 2c 900a 2 0 32 18 0 ffffffff 0 0 0 0
2 4 29 29 29 130013 1 0 1008 0 0 32 48 1 0
2 5 29 29 29 a000f 0 1 1410 0 0 4 1 value1
2 6 29 29 29 a0013 2 37 a 4 5
4 3 11 6 0 3
4 6 0 0 0 3
3 1 main.u$1 "main.u$1" 0 always3.1.11A.v 33 54 1 
