git clone --depth 1 --no-tags https://github.com/stilneyv/EE180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220121033
git clone --depth 1 --no-tags https://github.com/sahilmishra0012/16-bit-Harvard-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218683925
git clone --depth 1 --no-tags https://github.com/FFFengMJL/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219458704
git clone --depth 1 --no-tags https://github.com/nzzlinh/RV32-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220437516
git clone --depth 1 --no-tags https://github.com/negishubham3503/Fast-Adder-using-recursive-doubling-technique.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220641512
git clone --depth 1 --no-tags https://github.com/omnimorpheus/Text-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221059149
git clone --depth 1 --no-tags https://github.com/eranas97/synthsis_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224721144
git clone --depth 1 --no-tags https://github.com/alexsludds/6374_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221980963
git clone --depth 1 --no-tags https://github.com/bhargav1236/Verilog_Image_Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221971981
git clone --depth 1 --no-tags https://github.com/danielkuzmin/3-bit-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218200626
git clone --depth 1 --no-tags https://github.com/hasibamin95/MIPS_microarchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223532192
git clone --depth 1 --no-tags https://github.com/divyam-goel/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220755286
git clone --depth 1 --no-tags https://github.com/RouNNdeL/fpga-snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224903910
git clone --depth 1 --no-tags https://github.com/perillamint/COSE222-MIPS-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220662757
git clone --depth 1 --no-tags https://github.com/JoshGuzman8/alu-16bit_CS4341_Fall2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220748905
git clone --depth 1 --no-tags https://github.com/Verdvana/FFT_2_8_DIF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220750676
git clone --depth 1 --no-tags https://github.com/AdriaanPeetermans/FPGAOscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220686068
git clone --depth 1 --no-tags https://github.com/abhibenne/DDCO-Lab-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220921417
git clone --depth 1 --no-tags https://github.com/jackfan00/ctriscv5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221203300
git clone --depth 1 --no-tags https://github.com/cindy9325/histry-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224186081
git clone --depth 1 --no-tags https://github.com/spurserh/iceplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223539088
git clone --depth 1 --no-tags https://github.com/YangLeiSX/DigitalSystemDesignSJTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223739874
git clone --depth 1 --no-tags https://github.com/brycecorbitt/ECE2029_Metronome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225067616
git clone --depth 1 --no-tags https://github.com/dldlh/Computer_system_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224768810
git clone --depth 1 --no-tags https://github.com/siyuanwu99/FPGA-bluetooth-car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218784735
git clone --depth 1 --no-tags https://github.com/sirchuckalot/wb_avalon_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221332226
git clone --depth 1 --no-tags https://github.com/hglr24/EpicWebHero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221996535
git clone --depth 1 --no-tags https://github.com/lyuyangly/PicoRV32_VRF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223723654
git clone --depth 1 --no-tags https://github.com/sathwik-r/IMAGE-RESIZING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223432171
git clone --depth 1 --no-tags https://github.com/zzz9h/verilog_tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224097110
git clone --depth 1 --no-tags https://github.com/darebalogun/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219619635
git clone --depth 1 --no-tags https://github.com/NathanRoseCE/FPGA_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221048923
git clone --depth 1 --no-tags https://github.com/vismit2000/Verilog-Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220824675
git clone --depth 1 --no-tags https://github.com/TolgaReis/ALU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220988062
git clone --depth 1 --no-tags https://github.com/bradley-evans/chisel-kernels.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224056671
git clone --depth 1 --no-tags https://github.com/legokor/FPGA-HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222992169
git clone --depth 1 --no-tags https://github.com/hopehit/CYC1000_motion_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224613987
git clone --depth 1 --no-tags https://github.com/haocat/Learing-for-Advanced-Expriment-Course-in-NJU-2019-Fall-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217937330
git clone --depth 1 --no-tags https://github.com/RyeWhiskeyyy/BWN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223861699
git clone --depth 1 --no-tags https://github.com/ShirleyofHuang/FPGA_SimonSays.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222559901
git clone --depth 1 --no-tags https://github.com/Rigoaguia/cordic_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218834291
git clone --depth 1 --no-tags https://github.com/andoliv1/Basic-Processor-in-Verliog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220706352
git clone --depth 1 --no-tags https://github.com/omnimorpheus/Low-Pass-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221059120
git clone --depth 1 --no-tags https://github.com/OscBacon/NotNot-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222546279
git clone --depth 1 --no-tags https://github.com/CodePurble/verilog-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220431849
git clone --depth 1 --no-tags https://github.com/arobinson8/ex1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223061791
git clone --depth 1 --no-tags https://github.com/GirtsR/FlappyBird_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224803478
git clone --depth 1 --no-tags https://github.com/StaringWhere/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219251707
git clone --depth 1 --no-tags https://github.com/hershey890/space_invaders_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224266327
git clone --depth 1 --no-tags https://github.com/chengkai-liu/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223678602
git clone --depth 1 --no-tags https://github.com/yuasabe/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222389976
git clone --depth 1 --no-tags https://github.com/vishalgoyall/1-D_CNN_HW_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222139139
git clone --depth 1 --no-tags https://github.com/racaraujo/SistemasP1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220828653
git clone --depth 1 --no-tags https://github.com/gcyBruce/Real-Time-FPGA-based-Ethernet-Control-Communication-for-a-Servo-Motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221190946
git clone --depth 1 --no-tags https://github.com/tangshi706/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222056932
git clone --depth 1 --no-tags https://github.com/oscourse-tsinghua/undergraduate-fzpeng2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220187565
git clone --depth 1 --no-tags https://github.com/SudarshanHV/AESVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221250124
git clone --depth 1 --no-tags https://github.com/125215153/openofdm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222704581
git clone --depth 1 --no-tags https://github.com/merledu/Chisel-Generated-Verilog-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222561709
git clone --depth 1 --no-tags https://github.com/bakugod/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222524446
git clone --depth 1 --no-tags https://github.com/Connorado9/Mini-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217937837
git clone --depth 1 --no-tags https://github.com/sparsh2706/HDU-RISC-5-stage-8-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218225112
git clone --depth 1 --no-tags https://github.com/xmliszt/bombsweeper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224973740
git clone --depth 1 --no-tags https://github.com/Anala-Keshava/Realization-of-Saturation-Logic-in-DSPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220493336
git clone --depth 1 --no-tags https://github.com/rohanverma94/NexysVideoEthernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222261677
git clone --depth 1 --no-tags https://github.com/Ahmedyousry22/PCI-communication-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222503569
git clone --depth 1 --no-tags https://github.com/adrien1018/CA2019-risc-v-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222683119
git clone --depth 1 --no-tags https://github.com/github-fds/confmc.armv7l.raspbian.2019.10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222373357
git clone --depth 1 --no-tags https://github.com/Ivyfeather/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223382213
git clone --depth 1 --no-tags https://github.com/CRThu/Carrot-Inside-FPGA-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223624657
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_axis_reduce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224364589
git clone --depth 1 --no-tags https://github.com/LVYOUyw/Risc-v-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224412065
git clone --depth 1 --no-tags https://github.com/cn9826/Goldschmidt-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221010444
git clone --depth 1 --no-tags https://github.com/koo9ithub/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219471418
git clone --depth 1 --no-tags https://github.com/Verdvana/Syn_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219440108
git clone --depth 1 --no-tags https://github.com/masterdegree123/fpga_flash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218126213
git clone --depth 1 --no-tags https://github.com/HKUST-VLSILab-SoftwareTeam/ISDN4400.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218570652
git clone --depth 1 --no-tags https://github.com/NKAMLESHRAJ/i2c_bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221045568
git clone --depth 1 --no-tags https://github.com/Da-Zhi666/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223588855
git clone --depth 1 --no-tags https://github.com/JoseIuri/cocoTB_FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220651631
git clone --depth 1 --no-tags https://github.com/Phasip/TinyFpga-ApduTrigger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220619327
git clone --depth 1 --no-tags https://github.com/danbugs/cool_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221318548
git clone --depth 1 --no-tags https://github.com/CRThu/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221955769
git clone --depth 1 --no-tags https://github.com/joshl229/fpga-real-time-audio-effects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222029607
git clone --depth 1 --no-tags https://github.com/AiArtisan/2019-fpga-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223755791
git clone --depth 1 --no-tags https://github.com/siyuanwu99/verilog-coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224541397
git clone --depth 1 --no-tags https://github.com/binhtran432k/BTL_Topic2_VerilogDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222603873
git clone --depth 1 --no-tags https://github.com/MarkG98/MorseCodeTranslator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222130384
git clone --depth 1 --no-tags https://github.com/rtwksai/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221231440
git clone --depth 1 --no-tags https://github.com/zhou-1/Single-cycle-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218892948
git clone --depth 1 --no-tags https://github.com/zhangcheng223/HDL-Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221164460
git clone --depth 1 --no-tags https://github.com/RPG-7/PRV32_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223749074
git clone --depth 1 --no-tags https://github.com/niksram/serial-adder-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223439768
git clone --depth 1 --no-tags https://github.com/hasibamin95/MIPS_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223480276
git clone --depth 1 --no-tags https://github.com/gaapaul/468.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219258697
git clone --depth 1 --no-tags https://github.com/Sun-hao-han/-2019-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223718314
git clone --depth 1 --no-tags https://github.com/elf2flash/stratix5_10g.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218103167
git clone --depth 1 --no-tags https://github.com/minisparrow/freedom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220347822
git clone --depth 1 --no-tags https://github.com/Virviglaz/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222100730
