<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="scw_hwspec" value="D:\2021-FPGA-System-Design\Lab5-DSP_module\5-2 verilog template\project_1"/>
</section>
