# ==========================================================
# Gitignore for Vivado / VHDL / Verilog Projects
# ==========================================================

# Simulation outputs
*.vcd
*.log
*.out
*.jou
*.wdb
*.pb

# Editor backups
*~
*.swp
*.swo

# Vivado / ModelSim / Tool-specific files and folders
.sim/
*.runs/
*.cache/
*.tmp/
project.xpr
project.xpr.lock
project.srcs/

# Vivado HLS specific
.apc/
.autopilot/
hls_log*

# Xilinx SDK / Vitis
.sdk/
*.sdk/
.Xil/
*_bsp/
