// Seed: 309793393
module module_0 (
    output tri  id_0,
    input  wire id_1,
    input  tri0 id_2,
    input  tri0 id_3
);
  id_5 :
  assert property (@(posedge 1'b0 <= 1) 1)
  else $unsigned(0);
  ;
  wire id_6;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output logic id_2,
    output logic id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    output wire id_7
);
  logic [1 : 1] id_9 = -1;
  initial id_3 = -1;
  assign id_2 = -1;
  always @(posedge 1'b0) begin : LABEL_0
    id_2 = 1;
  end
  module_0 modCall_1 (
      id_7,
      id_1,
      id_1,
      id_0
  );
endmodule
