$comment
	File created using the following command:
		vcd file LLS.msim.vcd -direction
$end
$date
	Sat May 18 22:13:57 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module LLS_vlg_vec_tst $end
$var reg 4 ! lls_in [3:0] $end
$var wire 1 " lls_out [3] $end
$var wire 1 # lls_out [2] $end
$var wire 1 $ lls_out [1] $end
$var wire 1 % lls_out [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - lls_in[3]~input_o $end
$var wire 1 . lls_out[0]~output_o $end
$var wire 1 / lls_out[1]~output_o $end
$var wire 1 0 lls_out[2]~output_o $end
$var wire 1 1 lls_out[3]~output_o $end
$var wire 1 2 lls_in[0]~input_o $end
$var wire 1 3 lls_in[1]~input_o $end
$var wire 1 4 lls_in[2]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 !
0%
0$
1#
1"
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
10
11
02
13
14
$end
#50000
b10 !
b11 !
0&
12
04
1/
01
1$
0"
#100000
b1011 !
b1001 !
b1000 !
1-
1&
02
03
0/
00
0$
0#
#150000
b1010 !
0&
13
10
1#
#200000
b1110 !
b1100 !
1&
03
14
00
11
0#
1"
#250000
b1101 !
b1001 !
0&
12
04
1/
01
1$
0"
#300000
b1 !
b0 !
0-
1&
02
0/
0$
#350000
b10 !
0&
13
10
1#
#400000
b110 !
b1110 !
1-
1&
14
11
1"
#450000
b1100 !
0&
03
00
0#
#500000
b1000 !
b1010 !
1&
13
04
10
01
1#
0"
#550000
b1000 !
0&
03
00
0#
#600000
b0 !
b10 !
0-
1&
13
10
1#
#650000
b1010 !
b1000 !
1-
0&
03
00
0#
#700000
b0 !
b10 !
0-
1&
13
10
1#
#750000
b110 !
b100 !
0&
03
14
00
11
0#
1"
#800000
b1100 !
b1000 !
b1010 !
1-
1&
13
04
10
01
1#
0"
#900000
b10 !
b0 !
0-
0&
03
00
0#
#950000
b1 !
b101 !
b1101 !
1-
1&
12
14
1/
11
1$
1"
#1000000
