Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Jan 15 11:36:27 2018
| Host         : sirius running 64-bit Debian GNU/Linux oldstable-updates (sid)
| Command      : report_control_sets -verbose -file uc_system_wrapper_control_sets_placed.rpt
| Design       : uc_system_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    97 |
| Unused register locations in slices containing registers |   220 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             162 |           77 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             429 |          210 |
| Yes          | No                    | No                     |             307 |          116 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1097 |          398 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                      Enable Signal                                                      |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~uc_system_i/proc_sys_reset_0/U0/peripheral_reset[0] |                                                                                                                         |                                                                                                                                                  |                1 |              1 |
| ~uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         |                                                                                                                                                  |                1 |              1 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D[0]            |                                                                                                                                                  |                1 |              1 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                              |                1 |              1 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                |                1 |              1 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                              |                1 |              1 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                |                1 |              1 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                              |                1 |              1 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                           |                1 |              1 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                               |                3 |              3 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                               |                2 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/proc_sys_reset_0/U0/bus_struct_reset[0]                                                                                              |                1 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                   | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                    |                3 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                   | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_2                     |                1 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_2                                   | uc_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |                1 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                        | uc_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                1 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_2                                      | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                    |                1 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                               |                1 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                        | uc_system_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                2 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_2                                      | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                    |                1 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                             |                1 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                   |                                                                                                                                                  |                2 |              4 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                1 |              5 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                  |                2 |              5 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                          | uc_system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                            |                1 |              6 |
|  uc_system_i/IC_0/inst/u_detector/E[0]               |                                                                                                                         | uc_system_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                              |                2 |              6 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                2 |              6 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                  |                2 |              6 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                3 |              6 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                1 |              6 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                  |                2 |              6 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                        | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                    |                2 |              7 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                    |                3 |              7 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                    |                3 |              7 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                        | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                    |                3 |              7 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_2             | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                    |                4 |              8 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr            |                                                                                                                                                  |                1 |              8 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                      | uc_system_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                5 |              8 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                      | uc_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                3 |              8 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                          | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                             |                3 |              8 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                      |                                                                                                                                                  |                1 |              8 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                             |                5 |              8 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                      | uc_system_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                3 |              9 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                      | uc_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                4 |              9 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                    |                5 |             10 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                   | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                |                2 |             10 |
| ~uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/IC_0/inst/rd_ptr_next[4]_i_1_n_2                                                                            | uc_system_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                              |                2 |             10 |
| ~uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/IC_0/inst/prev_addr0                                                                                        | uc_system_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                              |                3 |             11 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             13 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4            | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |                6 |             15 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[15]_i_1_n_2                                  | uc_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |                5 |             16 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]            | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |                7 |             16 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/IC_0/inst/u_detector/p_0_in                                                                                 |                                                                                                                                                  |                7 |             16 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[16]                    |                8 |             16 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                |               10 |             25 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |                7 |             27 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/IC_0/inst/icconf[31]_i_1_n_2                                                                                |                                                                                                                                                  |               15 |             30 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                    |               16 |             30 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                     | uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             30 |
|  uc_system_i/BRAMInterconnect_0/n_0_2_BUFG           |                                                                                                                         |                                                                                                                                                  |               13 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                        | uc_system_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |               11 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/Timer_1/inst/data_bo[31]_i_1_n_2                                                                                                     |               17 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1    | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                        |               15 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]      | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |                6 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0] | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |               10 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/Timer_0/inst/data_bo[31]_i_1_n_2                                                                                                     |               18 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4            |                                                                                                                                                  |                8 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4            | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                    |               13 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |                9 |             32 |
|  uc_system_i/IC_0/n_1_2_BUFG                         |                                                                                                                         | uc_system_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                              |               15 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                   |                                                                                                                                                  |               11 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                           |               11 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/Timer_0/inst/StgValue_16_Timer_on_clock_fu_66_Timer_m_tmr_V_o_ap_vld                                        |                                                                                                                                                  |               15 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/Timer_0/inst/StgValue_16_Timer_on_clock_fu_66_Timer_m_tval_V_o_ap_vld                                       |                                                                                                                                                  |               14 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/Timer_1/inst/StgValue_16_Timer_on_clock_fu_66_Timer_m_tmr_V_o_ap_vld                                        |                                                                                                                                                  |               16 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/Timer_1/inst/StgValue_16_Timer_on_clock_fu_66_Timer_m_tval_V_o_ap_vld                                       |                                                                                                                                                  |               15 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                    | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_2 |                6 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                  | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                    |                8 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]               | uc_system_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                5 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                             | uc_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |               11 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                        | uc_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |               11 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                            | uc_system_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                5 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_2                                     | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                    |               32 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                   | uc_system_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |               11 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                   | uc_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                9 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]               | uc_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                5 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                            | uc_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                |                6 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_2                                     | uc_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                    |               32 |             32 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                           |                                                                                                                                                  |                6 |             33 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                            |                                                                                                                                                  |                7 |             33 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/IC_0/inst/mem_reg_0_31_0_5_i_1_n_2                                                                          |                                                                                                                                                  |                6 |             48 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0          |                                                                                                                                                  |               10 |             75 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1    | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |               37 |             86 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |               66 |            102 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[24]                             |                                                                                                                                                  |               16 |            128 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 |                                                                                                                         |                                                                                                                                                  |               63 |            129 |
|  uc_system_i/clk_wiz_0/inst/clk_out1                 | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1   | uc_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |               80 |            215 |
+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 3      |                     1 |
| 4      |                    12 |
| 5      |                     2 |
| 6      |                     7 |
| 7      |                     4 |
| 8      |                     7 |
| 9      |                     2 |
| 10     |                     3 |
| 11     |                     1 |
| 13     |                     1 |
| 15     |                     1 |
| 16+    |                    47 |
+--------+-----------------------+


