

================================================================
== Vitis HLS Report for 'tensor_slice_test'
================================================================
* Date:           Fri Jan 30 10:00:12 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        proj_tensor_slice_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_tensor_slice_wrapper_fu_44  |tensor_slice_wrapper  |        2|        2|  10.000 ns|  10.000 ns|    1|    1|  yes(flp)|
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     0|        0|        0|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       26|    -|
|Register             |        -|     -|      132|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      132|       26|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+----+---+----+-----+
    |            Instance            |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+----------------------+---------+----+---+----+-----+
    |grp_tensor_slice_wrapper_fu_44  |tensor_slice_wrapper  |        0|   0|  0|   0|    0|
    +--------------------------------+----------------------+---------+----+---+----+-----+
    |Total                           |                      |        0|   0|  0|   0|    0|
    +--------------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  26|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  26|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+-----+----+-----+-----------+
    |       Name       |  FF | LUT| Bits| Const Bits|
    +------------------+-----+----+-----+-----------+
    |ap_CS_fsm         |    4|   0|    4|          0|
    |c_data_out_fu_28  |  128|   0|  128|          0|
    +------------------+-----+----+-----+-----------+
    |Total             |  132|   0|  132|          0|
    +------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  tensor_slice_test|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  tensor_slice_test|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  tensor_slice_test|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  tensor_slice_test|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  tensor_slice_test|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  tensor_slice_test|  return value|
|ap_return  |  out|  128|  ap_ctrl_hs|  tensor_slice_test|  return value|
|a_data     |   in|   64|     ap_none|             a_data|        scalar|
|b_data     |   in|   64|     ap_none|             b_data|        scalar|
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b_data"   --->   Operation 5 'read' 'b_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_data"   --->   Operation 6 'read' 'a_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_data_out = alloca i64 1" [tensor_slice_test.cpp:22]   --->   Operation 7 'alloca' 'c_data_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [3/3] (3.65ns)   --->   "%call_ln24 = call void @tensor_slice_wrapper, i64 %a_data_read, i64 %b_data_read, i128 %c_data_out" [tensor_slice_test.cpp:24]   --->   Operation 8 'call' 'call_ln24' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 2> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 9 [2/3] (3.65ns)   --->   "%call_ln24 = call void @tensor_slice_wrapper, i64 %a_data_read, i64 %b_data_read, i128 %c_data_out" [tensor_slice_test.cpp:24]   --->   Operation 9 'call' 'call_ln24' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 2> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 10 [1/3] (3.65ns)   --->   "%call_ln24 = call void @tensor_slice_wrapper, i64 %a_data_read, i64 %b_data_read, i128 %c_data_out" [tensor_slice_test.cpp:24]   --->   Operation 10 'call' 'call_ln24' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 2> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 0"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [tensor_slice_test.cpp:18]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_data"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_data"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%c_data_out_load = load i128 %c_data_out" [tensor_slice_test.cpp:25]   --->   Operation 17 'load' 'c_data_out_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln25 = ret i128 %c_data_out_load" [tensor_slice_test.cpp:25]   --->   Operation 18 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_data_read        (read         ) [ 00110]
a_data_read        (read         ) [ 00110]
c_data_out         (alloca       ) [ 01111]
call_ln24          (call         ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
spectopmodule_ln18 (spectopmodule) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
c_data_out_load    (load         ) [ 00000]
ret_ln25           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_slice_wrapper"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="c_data_out_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_data_out/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="b_data_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="64" slack="0"/>
<pin id="34" dir="0" index="1" bw="64" slack="0"/>
<pin id="35" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_data_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="a_data_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="64" slack="0"/>
<pin id="41" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_data_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_tensor_slice_wrapper_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="0"/>
<pin id="47" dir="0" index="2" bw="64" slack="0"/>
<pin id="48" dir="0" index="3" bw="128" slack="0"/>
<pin id="49" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="c_data_out_load_load_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="128" slack="3"/>
<pin id="55" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_data_out_load/4 "/>
</bind>
</comp>

<comp id="56" class="1005" name="b_data_read_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="1"/>
<pin id="58" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_data_read "/>
</bind>
</comp>

<comp id="61" class="1005" name="a_data_read_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="1"/>
<pin id="63" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_data_read "/>
</bind>
</comp>

<comp id="66" class="1005" name="c_data_out_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="128" slack="0"/>
<pin id="68" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="c_data_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="38" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="52"><net_src comp="32" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="59"><net_src comp="32" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="64"><net_src comp="38" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="69"><net_src comp="28" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="44" pin=3"/></net>

<net id="71"><net_src comp="66" pin="1"/><net_sink comp="53" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: tensor_slice_test : a_data | {1 }
	Port: tensor_slice_test : b_data | {1 }
  - Chain level:
	State 1
		call_ln24 : 1
	State 2
	State 3
	State 4
		ret_ln25 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |   DSP   |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   read   |     b_data_read_read_fu_32     |    0    |    0    |    0    |    0    |    0    |
|          |     a_data_read_read_fu_38     |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_tensor_slice_wrapper_fu_44 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|a_data_read_reg_61|   64   |
|b_data_read_reg_56|   64   |
| c_data_out_reg_66|   128  |
+------------------+--------+
|       Total      |   256  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------||---------|
| grp_tensor_slice_wrapper_fu_44 |  p1  |   2  |  64  |   128  ||    0    ||    9    |
| grp_tensor_slice_wrapper_fu_44 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
|--------------------------------|------|------|------|--------||---------||---------||---------|
|              Total             |      |      |      |   256  ||  0.774  ||    0    ||    18   |
|--------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    0   |    -   |    0   |    0   |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    0   |   18   |    -   |
|  Register |    -   |    -   |    -   |   256  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    0   |    0   |   256  |   18   |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
