Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
