============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  09:52:27 pm
  Module:                 mcs4_pad_frame
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31024__1705/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 2: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31024__1705/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 3: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31024__1705/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 4: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31024__1705/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 5: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30987__8428/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 6: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30987__8428/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 7: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30987__8428/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 8: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30987__8428/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 9: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31060__4733/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 10: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31060__4733/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 11: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31060__4733/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 12: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31060__4733/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 13: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30981__6417/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 14: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30981__6417/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 15: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30981__6417/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 16: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30981__6417/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 17: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31011__2398/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 18: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31011__2398/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 19: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31011__2398/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 20: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31011__2398/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 21: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30999__5115/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 22: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30999__5115/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 23: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30999__5115/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 24: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30999__5115/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 25: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31005__2883/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 26: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31005__2883/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 27: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31005__2883/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 28: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g31005__2883/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 29: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30993__1705/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 30: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30993__1705/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 31: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30993__1705/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 32: MET (56955 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1280                  
             Slack:=   56955                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5908    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5948    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5990    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6060    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6119    (-,-) 
  mcs4_core_g30993__1705/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6172    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0    6172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 33: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[19][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[19][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g31027__7098/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[19][3]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 34: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[19][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[19][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g31027__7098/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[19][2]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 35: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[19][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[19][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g31027__7098/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[19][0]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 36: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[18][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[18][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g30990__3680/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[18][3]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 37: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[19][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[19][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g31021__3680/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[19][3]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 38: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[19][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[19][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g31021__3680/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[19][2]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 39: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[19][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[19][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g31021__3680/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[19][1]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 40: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[19][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[19][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g31021__3680/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[19][0]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 41: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[18][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[18][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g30984__5107/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[18][3]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 42: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[18][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[18][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g30984__5107/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[18][2]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 43: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[19][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[19][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g31008__7410/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[19][3]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 44: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[19][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[19][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g31008__7410/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[19][2]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 45: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[19][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[19][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g31008__7410/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[19][1]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 46: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[19][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[19][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g31008__7410/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[19][0]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 47: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[18][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[18][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g30996__7098/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[18][3]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 48: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[18][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[18][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g30996__7098/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[18][2]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 49: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[18][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[18][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g30996__7098/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[18][1]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 50: MET (56961 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[18][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[18][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56961                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   38.3    84   959    5851    (-,-) 
  mcs4_core_g26095__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5891    (-,-) 
  mcs4_core_g26085__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5938    (-,-) 
  mcs4_core_g26074__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5978    (-,-) 
  g32035/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6018    (-,-) 
  mcs4_core_g26056/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6051    (-,-) 
  mcs4_core_g31789/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6113    (-,-) 
  mcs4_core_g30996__7098/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[18][0]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------


