

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Sat Sep  2 22:24:34 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7115152|  7115152|  71.152 ms|  71.152 ms|  7115152|  7115152|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                     |                                                           |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                               Instance                              |                           Module                          |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62  |Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2  |     9218|     9218|  92.180 us|  92.180 us|    9218|    9218|       no|
        |grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68                         |Linear_layer_qkv_Pipeline_l_j_init                         |      770|      770|   7.700 us|   7.700 us|     770|     770|       no|
        |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73                    |Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j                    |   589837|   589837|   5.898 ms|   5.898 ms|  589837|  589837|       no|
        |grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83                         |Linear_layer_qkv_Pipeline_l_j_back                         |      770|      770|   7.700 us|   7.700 us|     770|     770|       no|
        |grp_Linear_layer_qkv_Pipeline_l_j1_fu_91                             |Linear_layer_qkv_Pipeline_l_j1                             |      776|      776|   7.760 us|   7.760 us|     776|     776|       no|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i  |  7105932|  7105932|    592161|          -|          -|    12|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    1015|   1409|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    276|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|    1044|   1724|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62  |Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2  |        0|   0|   45|  182|    0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73                    |Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j                    |        0|   3|  527|  596|    0|
    |grp_Linear_layer_qkv_Pipeline_l_j1_fu_91                             |Linear_layer_qkv_Pipeline_l_j1                             |        0|   0|  199|  111|    0|
    |grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83                         |Linear_layer_qkv_Pipeline_l_j_back                         |        0|   0|   27|   79|    0|
    |grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68                         |Linear_layer_qkv_Pipeline_l_j_init                         |        0|   0|   12|   51|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U17                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|  205|  390|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                |                                                           |        0|   5| 1015| 1409|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|               Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v7_U   |Linear_layer_qkv_v7_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                   |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_114_p2   |         +|   0|  0|  13|           4|           1|
    |empty_378_fu_143_p2  |         -|   0|  0|  17|          14|          14|
    |icmp_ln27_fu_108_p2  |      icmp|   0|  0|   9|           4|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  39|          22|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  59|         11|    1|         11|
    |grp_fu_173_ce  |  14|          3|    1|          3|
    |grp_fu_173_p0  |  14|          3|   32|         96|
    |grp_fu_173_p1  |  14|          3|   32|         96|
    |i_fu_54        |   9|          2|    4|          8|
    |v3_address0    |  20|          4|   14|         56|
    |v3_ce0         |  20|          4|    1|          4|
    |v3_ce1         |   9|          2|    1|          2|
    |v3_d0          |  20|          4|   32|        128|
    |v3_we0         |  20|          4|    1|          4|
    |v7_address0    |  20|          4|   10|         40|
    |v7_ce0         |  20|          4|    1|          4|
    |v7_ce1         |   9|          2|    1|          2|
    |v7_d0          |  14|          3|   32|         96|
    |v7_we0         |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 276|         56|  164|        553|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |  10|   0|   10|          0|
    |empty_378_reg_166                                                                 |   6|   0|   14|          8|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg                             |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg                         |   1|   0|    1|          0|
    |i_1_reg_157                                                                       |   4|   0|    4|          0|
    |i_fu_54                                                                           |   4|   0|    4|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             |  29|   0|   37|          8|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|v220_address0  |  out|   14|   ap_memory|              v220|         array|
|v220_ce0       |  out|    1|   ap_memory|              v220|         array|
|v220_q0        |   in|   32|   ap_memory|              v220|         array|
|v221_address0  |  out|   20|   ap_memory|              v221|         array|
|v221_ce0       |  out|    1|   ap_memory|              v221|         array|
|v221_q0        |   in|   32|   ap_memory|              v221|         array|
|v222_address0  |  out|   10|   ap_memory|              v222|         array|
|v222_ce0       |  out|    1|   ap_memory|              v222|         array|
|v222_q0        |   in|   32|   ap_memory|              v222|         array|
|v3_address0    |  out|   14|   ap_memory|                v3|         array|
|v3_ce0         |  out|    1|   ap_memory|                v3|         array|
|v3_we0         |  out|    1|   ap_memory|                v3|         array|
|v3_d0          |  out|   32|   ap_memory|                v3|         array|
|v3_address1    |  out|   14|   ap_memory|                v3|         array|
|v3_ce1         |  out|    1|   ap_memory|                v3|         array|
|v3_q1          |   in|   32|   ap_memory|                v3|         array|
+---------------+-----+-----+------------+------------------+--------------+

