===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.3081 seconds

  ----Wall Time----  ----Name----
    4.3740 ( 12.0%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.6326 ( 10.0%)    Parse modules
    0.7101 (  2.0%)    Verify circuit
   20.8798 ( 57.5%)  'firrtl.circuit' Pipeline
    0.7000 (  1.9%)    LowerFIRRTLAnnotations
    0.0617 (  0.2%)    LowerIntrinsics
    0.0617 (  0.2%)      (A) circt::firrtl::InstanceGraph
    2.3424 (  6.5%)    'firrtl.module' Pipeline
    0.7606 (  2.1%)      DropName
    1.5818 (  4.4%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0747 (  0.2%)    'firrtl.module' Pipeline
    0.0747 (  0.2%)      LowerCHIRRTLPass
    0.1115 (  0.3%)    InferWidths
    0.6481 (  1.8%)    MemToRegOfVec
    0.8788 (  2.4%)    InferResets
    0.0560 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0936 (  0.3%)    WireDFT
    0.5683 (  1.6%)    'firrtl.module' Pipeline
    0.5683 (  1.6%)      FlattenMemory
    0.8176 (  2.3%)    LowerFIRRTLTypes
    0.8614 (  2.4%)    'firrtl.module' Pipeline
    0.8274 (  2.3%)      ExpandWhens
    0.0340 (  0.1%)      SFCCompat
    0.7881 (  2.2%)    Inliner
    0.8974 (  2.5%)    'firrtl.module' Pipeline
    0.8973 (  2.5%)      RandomizeRegisterInit
    0.4358 (  1.2%)    CheckCombCycles
    0.0578 (  0.2%)      (A) circt::firrtl::InstanceGraph
    7.7455 ( 21.3%)    'firrtl.module' Pipeline
    7.3134 ( 20.1%)      Canonicalizer
    0.4321 (  1.2%)      InferReadWrite
    0.1653 (  0.5%)    PrefixModules
    0.0652 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.1397 (  3.1%)    IMConstProp
    0.0646 (  0.2%)    AddSeqMemPorts
    0.0646 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4571 (  1.3%)    CreateSiFiveMetadata
    0.0320 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.6333 (  1.7%)    SymbolDCE
    0.0629 (  0.2%)    BlackBoxReader
    0.0629 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3643 (  1.0%)    'firrtl.module' Pipeline
    0.3643 (  1.0%)      DropName
    0.5531 (  1.5%)  InnerSymbolDCE
    6.0555 ( 16.7%)  'firrtl.circuit' Pipeline
    5.0756 ( 14.0%)    'firrtl.module' Pipeline
    5.0756 ( 14.0%)      Canonicalizer
    0.6141 (  1.7%)    IMDeadCodeElim
    0.0618 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0355 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.2067 (  0.6%)    LowerXMR
    0.0287 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6026 (  1.7%)  LowerFIRRTLToHW
    0.0199 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.9730 (  2.7%)  'hw.module' Pipeline
    0.1528 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2493 (  0.7%)    Canonicalizer
    0.1310 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4399 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.8662 (  2.4%)  'hw.module' Pipeline
    0.2607 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3089 (  0.9%)    Canonicalizer
    0.1312 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1654 (  0.5%)    HWCleanup
    0.2106 (  0.6%)  'hw.module' Pipeline
    0.0222 (  0.1%)    HWLegalizeModules
    0.1884 (  0.5%)    PrettifyVerilog
    0.1759 (  0.5%)  StripDebugInfoWithPred
    1.5329 (  4.2%)  ExportVerilog
    0.4311 (  1.2%)  'builtin.module' Pipeline
    0.3954 (  1.1%)    'hw.module' Pipeline
    0.3954 (  1.1%)      PrepareForEmission
   -0.4274 ( -1.2%)  Rest
   36.3081 (100.0%)  Total

{
  totalTime: 36.347,
  maxMemory: 623955968
}
