$date
	Wed Dec 20 21:00:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ShiftLeft2_tb $end
$var wire 32 ! ShiftOut [31:0] $end
$var reg 32 " ShiftIn [31:0] $end
$scope module uut $end
$var wire 32 # ShiftIn [31:0] $end
$var reg 32 $ ShiftOut [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#100000
b100 !
b100 $
b1 "
b1 #
#110000
b0 !
b0 $
b1000000000000000000000000000000 "
b1000000000000000000000000000000 #
#120000
b11000000000000000000000000000000 "
b11000000000000000000000000000000 #
#130000
b11111111111111111111111111111100 !
b11111111111111111111111111111100 $
b11111111111111111111111111111111 "
b11111111111111111111111111111111 #
#140000
b0 !
b0 $
b10000000000000000000000000000000 "
b10000000000000000000000000000000 #
#150000
b11111111111111111111111111111100 !
b11111111111111111111111111111100 $
b1111111111111111111111111111111 "
b1111111111111111111111111111111 #
#160000
