 2
Abstract 
 
  In recent years, there have been many research results discuss the mixed static /dynamic 
high-speed circuit. However, the most of research- ers neglect to discuss how to implement those 
res- ourceful results. In addition, in view of Silicon In- tellectual Property reused property play very 
im- portant roles to design huge complex integrat- ed circuits day by day. Therefore, in this paper, 
we try to construct a stable mixed static /dynamic high-speed circuit synthesized environment. The 
automatic design flow (Cell-Based design flow) using standard cell library, and take low power, 
high performance and the skew tolerant issues into consideration. Moreover, we have developed the 
Domino Cell Library, which could combined with Static Cell Library to provide a mixed static 
/dynamic state circuit. The mixed static/dynamic circuit partition, synthesis and optimize techniq- 
ues are all adopted in this circuit synthesizer. We aim to discuss how to partition the circuit into st- 
atic and dynamic ckt parts, which could decrease the circuit delay time and power consumption so 
on performance issues within this synthesis flow. The discussion of some experimental results dem- 
onstrated in this paper. 
 
Keywords- mixed styles static/dynamic state circuit, standard cell library 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 4
static circuit. Consequently, we have to make the output signal  of static circuit stable before 
dynamic circuit goes into evaluation phase. 
    Although, mixed static/dynamic circuit can make integral performance move up but dynamic 
circuit maybe go into precharge phase ahead of time because of clock skew cause the next stage 
flip-flop to generate hold time violation. The following diagram is hold time violation generated by 
clock skew: 
 
No clock skew No hold time violation           Hold time violation by clock skew 
 
  
 
  In order to solve hold time violation results from clock skew, over-lap clock or non 50% duty 
cycle can be adopted for mixed static/dynamic circuit. The following diagrams are over-lap clock 
and no 50% duty cycle:  
 
 
 
 
 
over lap clock                            non 50% Duty cycle 
 
    However, it is a big trouble to design over-lap clock or non 50% duty cycle to solve hold time 
violation for designer, so we adopt “Mixed static/dynamic/static” structure to solve the problem. It 
uses static circuit to  postpone the input signal of flip-flop from “1” changes into “0” while 
dynamic circuit goes into the precharge phase. Then hold time violation can be solved. The 
following diagrams are structure and clock of mixed static/dynamic circuit: 
 
 
 
 
  
 
 
Mixed static/dynamic/static structure 
 
 
 
 
 
 
 
 
 6
that are visited from output to input, and the node off hand is DS point if the accumulative time is 
bigger than the limit of designer defined. At last, we use circuit partitioning program to partition 
circuit into two parts again, and define the forward part is dynamic circuit and the back part is static 
circuit. 
 
3. Result& Discussion  
 
    We will proceed with real circuit analyzing which include dynamic, mixed static/dynamic and 
static circuits. We use Verilog XL and NANOSIM methods to measure the delay time and power 
consumption of those circuits. 
3.1  Combinational Circuit 
  (1)Verilog XL measuring method 
          Table1: delay time of combinational circuit 
 
  (2)Nanosim measuring method 
         Table2: delay time of combinational circuit              
 
 
           Table3: power consumption of combinational circuit 
 8
perfect. Although there are some parts needing to improve, but we have developed a fast mixed 
static/dynamic domino circuit synthesizer successfully which can synthesize huge and complex SIP 
of IC design simply. 
 
4. Estimate 
1. Offering a  high performance and low power consumption Static-Dynamic-Static (SDS)   
technique. 
2. We have finish an automatic design flow which lays stress on overcoming clock skew when we 
use CAD tools. 
3. Establishing domino cell library which overcome charge sharing and have the ability of 
noise-alleviation about cross-talk to supply  to automatic CAD tools that use standard cell library 
to use.  
 
5. Reference 
 1. T.Williams, “Dynamic logic: Clocked and asynchronous,” in Tutorial notes Int. Solid-State 
Circuits Conf., 1996. 
 2. Clock-delayed domino for dynamic circuit design Gin Yee; Sechen, C.; Very Large Scale 
Integration (VLSI) Systems, IEEE Transactions on Volume 8, Issue 4, Aug. 2000 
Page(s):425 – 430 
 3. Puri, A.Bjorksten, and T. E. Rosser, “Logic optimization by output phase assignment in 
dynamic logic synthesis,” in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1996, pp. 
2-8. 
 4. M. R.Prasad, D.Kirkpatrick, and R. K.Brayton, “Domino logic synthesis and technology 
mapping,” presented at the Workshop Notes. Int. Workshop Logic Synthesis, 1997 
 10
正向邏輯均經過優化。並且保證靜態電路部分必須在動態電路進入
求值前穩定，避免動態電路因靜態電路的glitch產生錯誤的運算。  
(2) Verification 
- 需能verify以確保流程的正確性，並發揮混合式靜/動態電路原有的高
速度 / 低功率兼具的特色。 
(3) Integration 
- 整合自行發展的程式及現有相關的CAD工具(如：Synopsys、 Cadence
等公司的設計工具)，提供一個方便且成熟穩定的設計流程，以進行相
關電路產出工作(如：technology mapping、testing、placement and 
routing、and performance evaluation)。 
    (4)  Applicability 
     - 即完成混合靜/動態電路的Cell-Based Design flow後，可提供給日後需
求者一個便利的設計環境。 
 
1.2 創新所在 
         此設計架構包含兩項特點： 
(1) 完成整合設計環境；這樣的一個framework至目前為止，尚未看過    
   相同的論文發表過。 
    (2) 使用 0.35 um 及 0.18 um 靜態與動態電路的 cell library，方便進行   
       Cell-Based Design，取代以往均需 Full-Custom Design 的作法。 
 
 
 
 
 12
2.2 電路原理 
 
    以下將針對過程中所使用的骨牌邏輯電路以及論文主題：混合式靜／ 
動態電路的工作原理做說明。 
 
2.2.1 骨牌電路 
          
    骨牌電路依藉動態電路的 clock(在此以 phi 稱之)動作。當 phi 為邏 
輯”0”時(即所謂的 pre-charge phase)，骨牌電路行預先充電工作。在此 
相位時，上方 PMOS 呈 turn on 狀態，下方的 NMOS 為 off，電荷便經由 
PMOS 從 Vdd 充至寄生電容，並將電容充飽成邏輯”1”狀態。如圖二所 
示。當 phi 轉為邏輯”1” 時(即所謂的 evaluation phase)，骨牌電路行求 
值動作。當骨牌電路進入至此相位時，上方 PMOS 為 off，下方 NMOS 
為 on， 此時事先充飽的電容便會經由 NMOS tree 放電完成求值動作，如 
圖三所示。 
 
 
 
 
 
 
 
 
 
 
圖二 domino circuit in the pre-charge phase 
Vdd
Phi=0
pre-charge phase
A B C
off
on
1
0
 14
    電路特性僅能提供正向邏輯，反向函數(inversion function)只能存在    
    整個骨牌邏輯電路中的輸入或輸出腳位上。因為不易實現所有的   
    邏輯函數(logic function)，所以目前幾乎仍以全客戶的方式來設計   
    這種電路，也因此而無法方便運用。 
 
 
 
 
 
 
 
 
 
 
 
圖四 傳統骨牌電路於 pre-charge phase 
Vdd Vdd
A
B
C
phi=1
evaluation open
close
out
1 0
1discharge to logic 0
1 (pmos off)
keeper
(decrease charge sharing 
& leakage current) 
 
圖五 傳統骨牌電路於 evaluation phase 
 
 
Vdd Vdd
A
B
C
phi=0
pre-charge
open
close
out
1
0pre-charge to 
logic 1
0 (pmos on)
keeper
(decrease charge sharing 
& leakage current) 
 16
Verilog Code
Static Compile
circuit_gt.v
Ungroup 
ff & logic gate
top.v ff.vlogic.v
Map & Optimization 
logic_gt.v
Convert Format
logic.blif
Find cut-points 
Circuit Partition
p1p2.top.v p1.blif p2.blif
Convert Format
p1.v p2.v
Convert S-lib to D-lib
p2_dom.v
Convert Format
p2_dom.blif
Decompose 
p2_dec.blif
Bubble Push
domX.blif
Circuit Partition
Primary_input.blif Internal_postive.blif
Domino Map
Convert Format
Primary_input.v Internal_postive.v
postp2_unphi.v
Domino Post Synthesis
postp1.v
Static Post Synthesis
add phi
mixed.v
2.3 Mixed Static/Domino Circuit Synthesizer  
       
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
圖七 Mixed Static/Domino Circuit Synthesizer Flow 
 18
 
 
 
 
圖八 將電路拆解成正反器與組合邏輯電路部份 
 
   Step3：Logic Optimization and Decompose AO/ OA gate of     
          LOGIC block by SIS 
       利用 SIS 將電路的邏輯做優化動作，並將電路中的 AO 或 OA     
  gate 拆解成一般的 AND、OR 及 NOT 等基本邏輯閘，以利後續 push   
  inverter 的動作。 
 
Step4：Bubble Push 
       進行 bubble push 動作以實現只能存在正邏輯的骨牌電路。以   
 下圖做說明： 
          
           
 
 
 
 
 
 
 
 
圖九 Bubble push 示意圖 
       圖九(1)為原始電路，G1 為一 NAND2，使用 DeMorgan’s rule  
   之後，G1 變成 OR，便將 not function 推向其輸入端，但是 G2 同     
LOGIC.v FF.v PI 
PO 
    CK 
G1
G2G3
G4 G4
G2G3
G2G3
G4
G1
G1
G1
G4
G2G3
push inverter
change nand to or
push inverter
change nor to and
push inverter
change nand to or
(1)
(2)
(3) (4)
 20
 
 
 
 
 
圖十利用 STA 尋找切點 
 
 
 
 
 
 
圖十一 參數 shift 對電路切割的影響 
 
       待切點決定後，利用敝實驗室自行研發的電路切割程式將電路依     
   據切點做切割動作。為了確保所有切點到電路的輸出都有路徑存    
   在，必須先將欲放在後段之電路的節點之 cut_flg 設為 1。起初切割    
   程式會將電路內所有節點的 cut_flg 初始為 0，再從切點列表內的所   
   有節點拜訪到 PO，並將所拜訪過的節點之 cut_flg 設為 1。最後將      
   電路內所有節點之 cut_flg 為 0 的加到 newtwork p1，為 1 的加到   
   network p2，再設定 network p1 與 network p2 的 PI PO，以 C17 電路   
   為例子。如圖十二所示：當切點為 16gat    
     與 19gat。 
 
 
 
 
                      圖十二 電路 C17 行電路切割 
PI PO 
S D 
Shift = 0 Shift = 2
 22
  Step4：Bubble Push and Decompose AO/ OA gate 
       因為後半段是以動態呈現的電路，為了確保其內部無反向邏    
   輯電路的存在，必須在此做 Decompose 與 Bubble Push 動作，將反   
   向邏輯電路與正向邏輯分開，以利電路的正常運作。 
   
Step5：Add phi pin 
       由於在整個流程內尚未包含動態電路的 phi 腳資訊，因此當    
   step4 完成後，必須將後半段 gate-level 形式的動態電路之所有動態  
   元件加上 phi 腳位，讓電路真正具有動態特性，至此整個 SD flow  
   才算完成。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
                                圖十四 add phi pin 
 24
     態電路gate-level simulation時，為了模擬動態電路特有的預先充電週    
     期與求值週期行為，故透過敝實驗室自行開發的testgen7_right.pl，   
     將test pattern進行修改，將其加入動態電路特有的phi腳位資訊，以  
     利作動態電路的行為模擬，圖十五所示。因此，將設計程序處理後      
     的電路利用修正過的test pattern進行Verilog-XL模擬，電路便可進行   
     充放電行為。此外，我們亦透過程式testgen7_right.pl，將test pattern   
     轉換成spice格式，如圖十六，以方便作快速化的transistor-level 模擬。 
             
 
 
 
 
 
 
 
 
 
圖十五 將 test pattern 加入動態電路特有的 phi 腳位資訊，以利作動態電路的行為模擬 
 
 
 
 
 
 
 
 
 
 
圖十六 利用 testgen7_right.pl 將 test pattern 轉換成 spice 格式 
testgen7_right.pl
testgen7_right.pl
 26
3.1.2 動態電路          
         基於 50% duty cycle 時脈的觀點之考量，動態電路的延遲是以     
      evaluation or pre-charge time 兩者之最大者為依據再乘以 2 來計    
      算，如圖十九所示。一般而言動態電路的 evaluation phase 往往大     
      於其 pre-charge phase。 
 
 
 
 
 
 
圖十九 純動態電路延遲時間量測示意圖 
 
3.1.3 混合靜/動態電路 
         同理，基於 50 % duty cycle 觀點的考量，混合靜動態電路是      
      取靜態或動態電路兩者之電路延遲較大者乘以 2 來計算，如圖二   
      十。 
 
 
 
 
 
 
圖二十混合式靜/動態電路延遲時間量測示意圖 
 
3.2 功率消耗的量測 
      動態、混合靜 /動態以及靜態電路三者之功率消耗皆以 Nanosim      
  的 pre-simulation 結果為依據， 尚未包含 CLOCK 驅動的功率消耗     
  部分。 
phi 
data
    delay 
phi 
P1 STATIC OUT 
P2 DOMINO OUT 
Static delay
Domino delay
 28
0
1
2
3
4
5
6
( ns )
D 5 4 3 2 1 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1 -2 -3 Spush
shift
C3540 - delay D
5
4
3
2
1
0.8
0.6
0.4
0.2
0
-0.2
-0.4
-0.6
-0.8
-1
-2
-3
Spush
3.4.2 功率消耗 
 
          實驗結果顯示大部分 CASE 的混合式靜 /動態電路在功率消耗    
      是符合介於純動態與純靜態電路之間的原則，但有少數的實驗數據  
      顯示其亦可達到小於純靜態電路的功率消耗。因此我們可以藉由切   
      點的微調找出能讓混合式靜 /動態電路的功率消耗趨近於甚至小於   
      純靜態電路的 CASE，讓電路的整體效能更為提升。 
 
3.4.3 面積 
 
          本論文是以電路的 transistor count 來定義面積的。正常來說，   
      動態電路的電晶體數目理當小於靜態電路，由於動態電路內部不能   
      有反向邏輯的存在，過程中我們依據 DeMorgan’s rule 做 Bubble   
      Push 的動作將 inverter 推向電路的輸入端，此步驟會造成電晶體數  
      目增加，因此動態電路的電晶體數目在數據的顯示上是大於靜態電  
      路的。同理，我們也可藉由切點的調整讓電路的電晶體數達到最佳    
       化。 
圖二十一 delay time – 橫軸為參數 SHIFT，縱軸為 ns 
   (1)  C3540  
 
 
 
 
 
 
 
 
 
 
 30
0
500
1000
1500
2000
2500
3000
3500
( uW )
D 5 4 3 2 1 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1 -2 -3 Spush
shift
C3540 - power D
5
4
3
2
1
0.8
0.6
0.4
0.2
0
-0.2
-0.4
-0.6
-0.8
-1
-2
-3
Spush
0
200
400
600
800
1000
1200
( uW )
D 3 2 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1 Spush
shift
C1355 - power
D
3
2
0.8
0.6
0.4
0.2
0
-0.2
-0.4
-0.6
-0.8
-1
Spush
圖二十二 power dissipation – 橫軸為參數 SHIFT，縱軸為 uW 
 
   (1)  C3540  
 
 
 
 
 
 
 
 
 
 
 
 
 
   (2)  C1355  
 
 
 
 
 
 
 
 
 
 
 
 
 32
0
500
1000
1500
2000
2500
3000
3500
4000
( 個 )
D 3 2 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1 Spush
shift
C1355 - area
D
3
2
0.8
0.6
0.4
0.2
0
-0.2
-0.4
-0.6
-0.8
-1
Spush
0
500
1000
1500
2000
2500
3000
3500
( 個 )
D 3 2 1 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1 Spush
shift
C499 - area D
3
2
1
0.8
0.6
0.4
0.2
0
-0.2
-0.4
-0.6
-0.8
-1
Spush
 
 
   (2)  C1355  
 
 
 
 
 
 
 
 
 
 
 
 
 
   (3)  C499 
  
 
 
 
 
 
 
 
 
 
 
 
 34
C499
0
0.5
1
1.5
2
2.5
D 3 2 1 0.8 0.6 0.4 0.2 0 -0.
2
-0.
4
-0.
6
-0.
8 -1
Sp
ush
shift
delay
power
area
 
       (4) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 36
參加 2007 年國際 VLSI 測試學術會議報告 
 
電子工程系  鄭經華助理教授 
 
本次會議時間自 96 年 5 月 6 日至 96 年 5 月 10 日，地點是在美國的 Berkeley 市，主辦機
構名稱 IEEE Computer Society Test Technology Technical Council，共約三百餘人與會(%20
來自美國以外國家)國內參加人員共五位。 
 
此次承蒙國科會與學校補助出席參加此會議，除對校方支持深表感激外，更要求自己應認
真學習，希望能有所收穫來回饋到教學與研究上。因這個會議是在 SoC 設計一個很重要的會
議。會期中探討 Yield Analysis & Enhancement, Testing Technique & Error Recovery, Defect & 
Fault Tolerance, and Wafer Scare/Large Area System 方面最新的研究成果，參加此會議後有助
於了解設計新一代 SoC/VLSI 系統 Testing 時所面臨的困難與解決方法，與此研究領域的最新
動向外，並藉與各專家學者討論後，習得它國學術界研究現況與工業界的經驗作法，希望能
有機會介紹協助本國廠商提高生產技術。參加此次會議額外收穫是認識了一些來自工業界的
演講者，經驗極為豐富，會認識他們是因他指點我發表的 paper 內現在電路的設計技術，他
們並告示我另一些比較大的問題，與他們相處的感覺和其他來的人相比，似乎比較直接了當
肯講清楚而且熱誠些。因此我當時就向他們請教，如果我有機會想邀請他們來台灣給我們一
些指導，及安排他們到學校來訪問並給我們一些建議。 
 
 
 2
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
PG size 
(um) 
Rising delay 
(ns) 
Falling delay 
(ns) 
Icore 
(mA) 
Vcore 
(V) 
10 247 254 1.222 1.86 
5 258 (+11) 284 (+30) 0.828 1.68 
PG size 
(um) 
Rising delay 
(ns) 
Falling delay 
(ns) 
Icore 
(mA) 
Vcore 
(V) 
10 250 274 2.275 1.6 
5 274 (+24) 344 (+70) 0.956 1.42 
Control register
CUT
  standby_f
standby_t Out
VDD
coreV
TE
standby1
0
coreI
Figure 1. (a) The general circuit (b) Power gate circuit.  
(a) 
(b) 
PI PO
…
Vdd
nPGWPGW2PGW1
SA0
……
CUT
p-switch
Failure
Cell Vdd rail
cell
Cell Vdd rail
Failure
Figure 2. Header Switch Test Circuitry proposed by [5]. 
Figure 3. Power Gate layout view. 
4x4
Multiplier
PO
Vdd=2v
5u/10u
Vcore/Icore
0
PI
Table 1. Power Gate turn on.
Table 2. Power Gate using CKVdd. 
 4
 
 
 
 
 
 
 
 
 
 
 
 
                  Figure 4. (a) The CKVdd circuit. (b) In/Out waveforms.                  
M UX
1 0
CK
sleep
Vdd
CUT
PG1
PG2
PG3
PG4
in4
TG 1
TG 2
TG 3
TG 4
                   
Enable
Enable
Enable
Enable
ctrl
ctrl
ctrl
ctrl
control_vol
control_vol
control_vol
control_vol
TG1
TG 2
TG 3
TG 4
ctrl
control_vol
in1
in2
in3
ctrl
TG1 Enable
PI PO
PG1_in
INVP
SW Vdd
PG1_in
V ss
in1 in2 in3 in4 sleep PG1 PG2 PG3 PG4
1 1 1 0 0
1 1 1 0 1
operation mode (all PG turn on)
sleep mode (all PG turn off)
0 0 0 1 0
0 0 1 1 0
0 1 0 1 0
0 1 1 1 0
 off  off  off  off
 off
 off
 off
 off
 off
 off
on
on
on
on
on
on
1 1 1 0  on on on on1
Normal 
mode
Test/diag
nose 
mode
Table 3: Control function of proposed CKVDD DFT circuit
 
Figure 7. CUT current (a) CVdd (b) SWVdd.
Figure 8. CUT voltage (a) CVdd (b) SWVdd. 
Figure 6. The design flow of using CKVdd DFT methodology. 
Figure 5. The whole CKVdd DFT circuitry 
CKVdd cell base design flow
Verilog 
coding
Power
Gate - level 
synthesis
Specifications
Function/ performance analysis
No
Evaluate the number and 
width of power gate (PG)
Fit the specifications ?
Yes
No
Cell placement
Pre- simulation
( HSPICE、 NANOSIM )
Power plan 
design
Place the Power gate (PG)
 on power stripe by hand
Placement
Clock tree
synthesis
Detail route
DRC & LVS
LPE & Post-simulation
function/performance is OK ?
Chip tape outYes
No
Yes
1.
2 .
3 .
4.
5 .
6.
8 .
9.
.
11 .
12 .
13.
14.
15.
16.
Physical
design
- gate
DFT
7.
.
10
CK
FF FFPI
POCombinational
Circuit
Vdd
Sleep=1/0
Vdd
SWVdd
PG
PG_in
INVP
 (b)   (a)  
 6
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
0.00
0.20
0.40
0.60
0.80
1.00
1.20
1.40
Delay(ns)
SWVdd
CVdd
1 p-switch 2 p-switch 3 p-switch 4 p-switch
D
el
ay
(n
s)
Figure 12. Variable length video decoder test circuits.
Figure 13. The chip implemented results of Figure 12. 
Delay(ns)
0.00
0.20
0.40
0.60
0.80
1 p-switch 2 p-switch 3 p-switch 4 p-switch
D
el
ay
(n
s)
SWVdd
CVdd
0.00
0.20
0.40
0.60
0.80
1.00
CVdd SWVdd
-16%
-5% -3%
-32%
-9% -6%
: 1 p-switch
: 2 p-switch
: 3 p-switch
: 4 p-switch
0.00
0.20
0.40
0.60
0.80
1.00
1.20
1.40
CVdd SWVdd
: 1 p-switch
: 2 p-switch
: 3 p-switch
: 4 p-switch
-20%-8% -4%
-42%
-15%-4%
Delay(ns)
0.00
0.50
1.00
1.50
1 p-switch 2 p-switch 3 p-switch 4 p-switch
SWVdd
CVdd
D
el
ay
(n
s)
0.00
0.50
1.00
1.50
CVdd SWVdd
: 1p-switch
: 2 p-switch
: 3 p-switch
: 4 p-switch
-8% -2% -2%
-14%
-6% -4%
CK
1.2
1.3
1.1
1.2
1.4
1.45
0
5mA
10mA
0.1mA
0.2mA
0.8mA
1mA
1.2mA
CVdd
CKVdd
 
CKVdd。。。。。 
CVdd
CKVdd 
CKVdd。。。。。 V c
or
e
I c
or
e
CK
CVdd
CKVdd
 
CKVdd。。。。。 1.2
1.3
1.4
1.1
1.2
1.3
1.2
1.3
1.4
1.5
1 p-switch
2 p-switch
3 p-switch
4 p-switch
1 p-switch
2 p-switch
3 p-switch
4 p-switch
1 p-switch
2 p-switch
3 p-switch
4 p-switch
CVdd
CKVdd
 
CKVdd。。。。。 
CVdd
CKVdd
 
CKVdd。。。。。 
fa
lli
ng
ri
si
ng
1 p-switch
2 p-switch
3 p-switch
4 p-switch
MVD Decoding
Combinational Circuit 
DC Decoding
Combinational Circuit
AC Decoding
Combinational Circuit
Decoded 
symbol0
0
0
Controller
Decoding information 
Control 
Bit- steram
Codeword length
Enable 
Variable length video decoder ( VLVD) with PMU ( 61350 transistors)
Barrel Shifter
Aligned
Bit-stream
7
3
Figure 10. Vdd=1.3v, clock=4ns (a) delay time (b) delay time difference ratio. 
 
Figure 11. Vdd=1.3v, clock=10ns (a) delay time (b) delay time difference ratio. 
 
Figure 9. Vdd=1.8v, clock=4ns (a) delay time (b) delay time difference ratio
Figure 14. MMVD Pre/Post layout comparisons (a) delay time (b) delay waveforms (c) Icore/Vcore  (d) multi Vcore comparison. 
(a)  (b)  
(c) (d)  
0
1
2
3
4
5
6
7
1 p-switch 2 p-switch 3 p-switch 4 p-switch
Delay(ns)
D
el
ay
(n
s)
CKVdd
CVdd
 
CKVdd。。。。。 C Vdd
