
---------- Begin Simulation Statistics ----------
final_tick                               1055396207500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104711                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                   105017                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13760.93                       # Real time elapsed on the host
host_tick_rate                               76695120                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440927492                       # Number of instructions simulated
sim_ops                                    1445132533                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.055396                       # Number of seconds simulated
sim_ticks                                1055396207500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.988507                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168187578                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191147213                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14916775                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259355811                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21658085                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22392593                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          734508                       # Number of indirect misses.
system.cpu0.branchPred.lookups              329107176                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148355                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050469                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9112628                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313655245                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33907646                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160665                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46393061                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250519268                       # Number of instructions committed
system.cpu0.commit.committedOps            1251573029                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1943689254                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.643916                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.401741                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1341094373     69.00%     69.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358360826     18.44%     87.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84032022      4.32%     91.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82576071      4.25%     96.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26126745      1.34%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8301763      0.43%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4885673      0.25%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4404135      0.23%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33907646      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1943689254                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112953                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209819292                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697463                       # Number of loads committed
system.cpu0.commit.membars                    2104078                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104084      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699531408     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747924     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256596     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251573029                       # Class of committed instruction
system.cpu0.commit.refs                     536004548                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250519268                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251573029                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.680017                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.680017                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            290902933                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5826467                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166736239                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1316966485                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               742311078                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                910410958                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9120887                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13701689                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4115839                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  329107176                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232563035                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1216105732                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5591242                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340244005                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          151                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29850116                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.156651                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         725830645                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189845663                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.637940                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1956861695                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.685433                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.911761                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1010036975     51.62%     51.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               703727085     35.96%     87.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124253038      6.35%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97540389      4.98%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16567529      0.85%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2456873      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  174367      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     445      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104994      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1956861695                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      144032528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9186846                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319315766                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.615670                       # Inst execution rate
system.cpu0.iew.exec_refs                   563134151                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151629567                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              219010255                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408652866                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056782                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5255821                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152194882                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297932628                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            411504584                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4929747                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1293458065                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                990662                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6453249                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9120887                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8715509                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       373102                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21923066                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        74651                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7176                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4938198                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19955403                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4887797                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7176                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       401103                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8785743                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                595133323                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1284139398                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838321                       # average fanout of values written-back
system.cpu0.iew.wb_producers                498912607                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.611235                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1284217782                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1587181467                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823414928                       # number of integer regfile writes
system.cpu0.ipc                              0.595232                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.595232                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106148      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717248465     55.24%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842216      0.91%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100414      0.16%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           414351252     31.91%     88.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150739266     11.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1298387812                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1848962                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001424                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 355973     19.25%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1196552     64.71%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               296414     16.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1298130571                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4555620345                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1284139347                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1344299081                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294771620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1298387812                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161008                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46359596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           134170                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           343                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13573740                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1956861695                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.663505                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870438                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1056012309     53.96%     53.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          605755260     30.96%     84.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208360953     10.65%     95.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75381156      3.85%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8969928      0.46%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1058603      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             856418      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             280601      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             186467      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1956861695                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.618017                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11325245                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2681376                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408652866                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152194882                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2072                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2100894223                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9898464                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              236139862                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800544286                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7544043                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               753701111                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16373929                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13793                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610133027                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1312118781                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846657975                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                902362543                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30854645                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9120887                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             55368971                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46113685                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610132983                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        168321                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6234                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18626541                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6218                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3207721282                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2609120602                       # The number of ROB writes
system.cpu0.timesIdled                       22341919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2039                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.421824                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12345988                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14452967                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1799062                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18034492                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            668612                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         681960                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13348                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21065977                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42240                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050221                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1329901                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16227767                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2058098                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11095987                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67674276                       # Number of instructions committed
system.cpu1.commit.committedOps              68724710                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    305733823                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224786                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942164                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    277134701     90.65%     90.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14374174      4.70%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5169579      1.69%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4014571      1.31%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1114416      0.36%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       493879      0.16%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1045013      0.34%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       329392      0.11%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2058098      0.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    305733823                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074691                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65709336                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751174                       # Number of loads committed
system.cpu1.commit.membars                    2100523                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100523      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43598610     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801395     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224038      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68724710                       # Class of committed instruction
system.cpu1.commit.refs                      23025445                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67674276                       # Number of Instructions Simulated
system.cpu1.committedOps                     68724710                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.567248                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.567248                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            247446458                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               498052                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11671805                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84363353                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16591879                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39930734                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1331395                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1231228                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2723369                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21065977                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14696159                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    289336721                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               328724                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88370618                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3601112                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068156                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16886557                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13014600                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.285910                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         308023835                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.290310                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.715060                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               250706255     81.39%     81.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36528302     11.86%     93.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12012247      3.90%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7030392      2.28%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1218694      0.40%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  264778      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  262709      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     449      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           308023835                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1061381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1394924                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17815963                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.247228                       # Inst execution rate
system.cpu1.iew.exec_refs                    25970721                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6630577                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203852561                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19718078                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051136                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1379145                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6982278                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79796089                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19340144                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1314697                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76414669                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1072664                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3800101                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1331395                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6093881                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        96789                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          721848                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32517                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2080                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10991                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2966904                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       708007                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2080                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       405234                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        989690                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43888407                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75235561                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820504                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36010600                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.243414                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75287902                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97052587                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50412413                       # number of integer regfile writes
system.cpu1.ipc                              0.218950                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218950                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100743      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49248302     63.36%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20728966     26.67%     92.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5651200      7.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77729366                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1582783                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020363                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 333782     21.09%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                979980     61.91%     83.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               269017     17.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77211390                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         465205277                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75235549                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90868928                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76644342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77729366                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151747                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11071378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           139955                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           350                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5007878                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    308023835                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.252349                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.728178                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          260362746     84.53%     84.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30274489      9.83%     94.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10473953      3.40%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3573264      1.16%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2069883      0.67%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             494106      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             503732      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             158571      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             113091      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      308023835                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.251482                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7381347                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          898147                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19718078                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6982278                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu1.numCycles                       309085216                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1801688940                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              217259171                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45684963                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6995934                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18709645                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2888537                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                24566                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105767156                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82803560                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55404595                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39927291                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20681847                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1331395                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30766369                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9719632                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105767144                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29964                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               927                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14830720                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           924                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   383495265                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161937702                       # The number of ROB writes
system.cpu1.timesIdled                          68452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.681258                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               13336625                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            16737468                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2766162                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         21418008                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            617144                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         732380                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          115236                       # Number of indirect misses.
system.cpu2.branchPred.lookups               24415854                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31386                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050218                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1805969                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102834                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2074755                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24031371                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64192395                       # Number of instructions committed
system.cpu2.commit.committedOps              65242824                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    290199562                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.224821                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.941876                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    262863796     90.58%     90.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13764824      4.74%     95.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5050006      1.74%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3932159      1.35%     98.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       976597      0.34%     98.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       459287      0.16%     98.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       766318      0.26%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       311820      0.11%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2074755      0.71%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    290199562                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013577                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62342969                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862542                       # Number of loads committed
system.cpu2.commit.membars                    2100512                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100512      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41198151     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912760     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031257      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65242824                       # Class of committed instruction
system.cpu2.commit.refs                      21944029                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64192395                       # Number of Instructions Simulated
system.cpu2.committedOps                     65242824                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.602026                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.602026                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            222045909                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               984412                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            12092561                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              97063016                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                19976765                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 48176790                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1807245                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1510524                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2422082                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   24415854                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 17390156                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    271224814                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               321500                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     109486863                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5534876                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.082649                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          20436507                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          13953769                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.370620                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294428791                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.380778                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.835431                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               225075110     76.44%     76.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                42991181     14.60%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15514469      5.27%     96.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7663393      2.60%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1792417      0.61%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  421787      0.14%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  970210      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     207      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294428791                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         986261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1867423                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17959126                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.253134                       # Inst execution rate
system.cpu2.iew.exec_refs                    24648307                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6408779                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              183992528                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             22814074                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1812437                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          2485008                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8254053                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           89251946                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18239528                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1391452                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             74779518                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                856930                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3758391                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1807245                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5687712                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        94032                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          628968                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27412                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1841                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12696                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6951532                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2172566                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1841                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       535144                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1332279                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 42631216                       # num instructions consuming a value
system.cpu2.iew.wb_count                     73720264                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.819286                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34927166                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.249548                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      73768416                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                95749411                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48943376                       # number of integer regfile writes
system.cpu2.ipc                              0.217296                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217296                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100734      2.76%      2.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             49039238     64.38%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19596296     25.73%     92.87% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5434553      7.13%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              76170970                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1542779                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020254                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 329284     21.34%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                953407     61.80%     83.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               260084     16.86%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              75612999                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         448440106                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     73720252                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        113262305                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  83722035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 76170970                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5529911                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24009121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           126624                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2378531                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     15629927                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294428791                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.258708                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.732049                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          247003114     83.89%     83.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           31039265     10.54%     94.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9673188      3.29%     97.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3442604      1.17%     98.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1981249      0.67%     99.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             551788      0.19%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             489925      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             147233      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100425      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294428791                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.257844                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         11518806                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1698765                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            22814074                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8254053                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu2.numCycles                       295415052                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1815360432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              195263039                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43494956                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5054456                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                22620983                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2716246                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                22670                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            119528253                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              94349110                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           63082326                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 46908280                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              19398701                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1807245                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             27799265                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                19587370                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       119528241                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29979                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               857                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11623064                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           856                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   377397819                       # The number of ROB reads
system.cpu2.rob.rob_writes                  182782619                       # The number of ROB writes
system.cpu2.timesIdled                          68763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.616094                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10082381                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11640309                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1333408                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14849016                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            515942                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         527410                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           11468                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17092593                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18936                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050209                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           944836                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568669                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1901349                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8211626                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58541553                       # Number of instructions committed
system.cpu3.commit.committedOps              59591970                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    261278372                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.228078                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.963640                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    237067773     90.73%     90.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12082012      4.62%     95.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4295671      1.64%     97.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3369472      1.29%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       818201      0.31%     98.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       422753      0.16%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1035148      0.40%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       285993      0.11%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1901349      0.73%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    261278372                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865352                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56840704                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731513                       # Number of loads committed
system.cpu3.commit.membars                    2100499                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100499      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37246691     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781722     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462914      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59591970                       # Class of committed instruction
system.cpu3.commit.refs                      20244648                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58541553                       # Number of Instructions Simulated
system.cpu3.committedOps                     59591970                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.505964                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.505964                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            214771584                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               408391                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9549981                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70961315                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12910754                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31914652                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                945841                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1032052                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2409232                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17092593                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12373631                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    247735082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               233176                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      73884747                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2668826                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064797                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13882567                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10598323                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.280093                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         262952063                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.284982                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.700821                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               214416074     81.54%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31189432     11.86%     93.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9962114      3.79%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6221748      2.37%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  807351      0.31%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  204028      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151122      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     185      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           262952063                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         834094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              992145                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14754052                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.247835                       # Inst execution rate
system.cpu3.iew.exec_refs                    22478224                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5727253                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171696971                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16900700                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051168                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           983024                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5960921                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67784004                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16750971                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           961784                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65375416                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                704316                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4065188                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                945841                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6089027                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        90789                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          528963                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        23126                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1206                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10940                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2169187                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       447786                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1206                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254612                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        737533                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38778104                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64494079                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824394                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31968451                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.244494                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64535667                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82926672                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43505950                       # number of integer regfile writes
system.cpu3.ipc                              0.221928                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.221928                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100725      3.17%      3.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41470129     62.51%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18036914     27.19%     92.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4729283      7.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66337200                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1533600                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023118                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 332771     21.70%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                942970     61.49%     83.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               257855     16.81%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65770059                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         397278529                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64494067                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         75976893                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64632244                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66337200                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151760                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8192033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           118494                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           380                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3582370                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    262952063                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.252279                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.735002                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          222298855     84.54%     84.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26418161     10.05%     94.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8173410      3.11%     97.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2909568      1.11%     98.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1965312      0.75%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             468533      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             479969      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             146252      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              92003      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      262952063                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.251481                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6904429                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          783158                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16900700                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5960921                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu3.numCycles                       263786157                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1846989315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185509696                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39878624                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7261241                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14703628                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2383611                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                18320                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89058669                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69877031                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47067329                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31838821                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              19770519                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                945841                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29922535                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7188705                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89058657                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31542                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               951                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14933406                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           943                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   327179306                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137284469                       # The number of ROB writes
system.cpu3.timesIdled                          47077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5966612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11875463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1047753                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        79154                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52577522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5669484                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105923463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5748638                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2350569                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3751370                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2157365                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              970                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            702                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3614397                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3614374                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2350569                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            71                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17840389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17840389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    621844160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               621844160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1424                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5966709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5966709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5966709                       # Request fanout histogram
system.membus.respLayer1.occupancy        32154209500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28711820006                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6926194553.435115                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   44116926477.586708                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 444001922000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   148064721000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 907331486500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     17301844                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17301844                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     17301844                       # number of overall hits
system.cpu2.icache.overall_hits::total       17301844                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        88312                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         88312                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        88312                       # number of overall misses
system.cpu2.icache.overall_misses::total        88312                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1624530499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1624530499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1624530499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1624530499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     17390156                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17390156                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     17390156                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17390156                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005078                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005078                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005078                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005078                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18395.353961                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18395.353961                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18395.353961                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18395.353961                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          628                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    62.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        80367                       # number of writebacks
system.cpu2.icache.writebacks::total            80367                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7913                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7913                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7913                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7913                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        80399                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        80399                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        80399                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        80399                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1444714499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1444714499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1444714499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1444714499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004623                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004623                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004623                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004623                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 17969.309307                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17969.309307                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 17969.309307                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17969.309307                       # average overall mshr miss latency
system.cpu2.icache.replacements                 80367                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     17301844                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17301844                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        88312                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        88312                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1624530499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1624530499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     17390156                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17390156                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005078                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005078                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18395.353961                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18395.353961                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7913                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7913                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        80399                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        80399                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1444714499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1444714499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004623                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004623                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 17969.309307                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17969.309307                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989058                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           16892028                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            80367                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           210.186121                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        357335500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989058                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999658                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999658                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         34860711                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        34860711                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17225722                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17225722                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17225722                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17225722                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5042035                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5042035                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5042035                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5042035                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 631249645216                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 631249645216                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 631249645216                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 631249645216                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22267757                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22267757                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22267757                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22267757                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.226428                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.226428                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.226428                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.226428                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 125197.394547                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 125197.394547                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 125197.394547                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125197.394547                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9477973                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       310491                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            97573                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3773                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    97.137251                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.292870                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1375591                       # number of writebacks
system.cpu2.dcache.writebacks::total          1375591                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4080074                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4080074                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4080074                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4080074                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       961961                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       961961                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       961961                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       961961                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 116734714240                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 116734714240                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 116734714240                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 116734714240                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043200                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043200                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043200                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043200                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 121350.776424                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 121350.776424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 121350.776424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 121350.776424                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1375591                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14348382                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14348382                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2888534                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2888534                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 292430336000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 292430336000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17236916                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17236916                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.167578                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.167578                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101238.322277                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101238.322277                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2351497                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2351497                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       537037                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       537037                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  59132774000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  59132774000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031156                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031156                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110109.310904                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110109.310904                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2877340                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2877340                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2153501                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2153501                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 338819309216                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 338819309216                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030841                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030841                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.428060                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.428060                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 157334.177795                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 157334.177795                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1728577                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1728577                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424924                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424924                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  57601940240                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57601940240                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084464                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084464                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 135558.218034                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 135558.218034                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          234                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          234                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5319000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5319000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.420108                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.420108                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22730.769231                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22730.769231                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          118                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          116                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3356500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3356500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.208259                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.208259                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 28935.344828                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28935.344828                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1202500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1202500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.462963                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.462963                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6871.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6871.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1056500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1056500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.449735                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.449735                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6214.705882                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6214.705882                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       609000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       609000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       585000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       585000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634786                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634786                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415432                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415432                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46960712500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46960712500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050218                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050218                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395567                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395567                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 113040.672120                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 113040.672120                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415432                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415432                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46545280500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46545280500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395567                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395567                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 112040.672120                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 112040.672120                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.240297                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19237605                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1377263                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.967997                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        357347000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.240297                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.882509                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.882509                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48015115                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48015115                       # Number of data accesses
system.cpu3.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean      7385121720                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   45144367354.196548                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        40000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 444001992500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   132255992500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 923140215000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12316374                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12316374                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12316374                       # number of overall hits
system.cpu3.icache.overall_hits::total       12316374                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57257                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57257                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57257                       # number of overall misses
system.cpu3.icache.overall_misses::total        57257                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1177869500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1177869500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1177869500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1177869500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12373631                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12373631                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12373631                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12373631                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004627                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004627                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004627                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004627                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 20571.624430                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20571.624430                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 20571.624430                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20571.624430                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          688                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    38.222222                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52775                       # number of writebacks
system.cpu3.icache.writebacks::total            52775                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4450                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4450                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4450                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4450                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52807                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52807                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52807                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52807                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1052672000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1052672000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1052672000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1052672000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004268                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004268                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004268                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004268                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 19934.326888                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19934.326888                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 19934.326888                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19934.326888                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52775                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12316374                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12316374                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57257                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57257                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1177869500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1177869500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12373631                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12373631                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004627                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004627                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 20571.624430                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20571.624430                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4450                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4450                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52807                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52807                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1052672000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1052672000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004268                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004268                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 19934.326888                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19934.326888                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.988950                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11916555                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52775                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           225.799242                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        363073500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.988950                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999655                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24800069                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24800069                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15402145                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15402145                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15402145                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15402145                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4928463                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4928463                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4928463                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4928463                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 630539968451                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 630539968451                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 630539968451                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 630539968451                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20330608                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20330608                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20330608                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20330608                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.242416                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.242416                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.242416                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.242416                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 127938.460419                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 127938.460419                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 127938.460419                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 127938.460419                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9375187                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       325613                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            94188                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3801                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    99.536958                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.665088                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1254911                       # number of writebacks
system.cpu3.dcache.writebacks::total          1254911                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4031015                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4031015                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4031015                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4031015                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       897448                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       897448                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       897448                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       897448                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 111568676449                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 111568676449                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 111568676449                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 111568676449                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044143                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044143                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044143                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044143                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 124317.705816                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 124317.705816                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 124317.705816                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 124317.705816                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1254911                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13011503                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13011503                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2856625                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2856625                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 294609907000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 294609907000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15868128                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15868128                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.180023                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.180023                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103132.160154                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103132.160154                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2345207                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2345207                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       511418                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       511418                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  58170076000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  58170076000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032229                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032229                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 113742.723174                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113742.723174                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2390642                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2390642                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2071838                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2071838                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 335930061451                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 335930061451                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462480                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462480                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.464280                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.464280                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 162141.085090                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 162141.085090                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1685808                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1685808                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386030                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386030                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  53398600449                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53398600449                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086506                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086506                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 138327.592283                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 138327.592283                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          325                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          263                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          263                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6488000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6488000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.447279                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.447279                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24669.201521                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24669.201521                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          148                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          115                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.195578                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.195578                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33034.782609                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33034.782609                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          184                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          184                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1553500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1553500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.468193                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.468193                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8442.934783                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8442.934783                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          179                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          179                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1398500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1398500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.455471                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.455471                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7812.849162                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7812.849162                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       588000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       588000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       564000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       564000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691171                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691171                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359038                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359038                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39577482500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39577482500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050209                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050209                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341873                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341873                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110232.015831                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110232.015831                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359038                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359038                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39218444500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39218444500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341873                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341873                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109232.015831                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109232.015831                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.065513                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17349032                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1256326                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.809339                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        363085000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.065513                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.845797                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.845797                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44019948                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44019948                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    549915166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   650147195.419381                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       309000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1696254000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1050446971000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4949236500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203024673                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203024673                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203024673                       # number of overall hits
system.cpu0.icache.overall_hits::total      203024673                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29538362                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29538362                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29538362                       # number of overall misses
system.cpu0.icache.overall_misses::total     29538362                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 376564155998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 376564155998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 376564155998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 376564155998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232563035                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232563035                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232563035                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232563035                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.127012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.127012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.127012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.127012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12748.308657                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12748.308657                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12748.308657                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12748.308657                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2355                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26405952                       # number of writebacks
system.cpu0.icache.writebacks::total         26405952                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3132377                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3132377                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3132377                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3132377                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26405985                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26405985                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26405985                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26405985                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 323789100498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 323789100498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 323789100498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 323789100498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113543                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113543                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113543                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113543                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12261.958813                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12261.958813                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12261.958813                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12261.958813                       # average overall mshr miss latency
system.cpu0.icache.replacements              26405952                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203024673                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203024673                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29538362                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29538362                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 376564155998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 376564155998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232563035                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232563035                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.127012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.127012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12748.308657                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12748.308657                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3132377                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3132377                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26405985                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26405985                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 323789100498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 323789100498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113543                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113543                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12261.958813                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12261.958813                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229429164                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26405952                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.688540                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491532054                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491532054                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    494974276                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       494974276                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    494974276                       # number of overall hits
system.cpu0.dcache.overall_hits::total      494974276                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     34478529                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      34478529                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     34478529                       # number of overall misses
system.cpu0.dcache.overall_misses::total     34478529                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1402193860426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1402193860426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1402193860426                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1402193860426                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529452805                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529452805                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529452805                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529452805                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.065121                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065121                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.065121                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065121                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40668.610323                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40668.610323                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40668.610323                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40668.610323                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24017469                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       368838                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           394888                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3962                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.820964                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.093892                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22252869                       # number of writebacks
system.cpu0.dcache.writebacks::total         22252869                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12690064                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12690064                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12690064                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12690064                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21788465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21788465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21788465                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21788465                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 481987359185                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 481987359185                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 481987359185                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 481987359185                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041153                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041153                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041153                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041153                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22121.216854                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22121.216854                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22121.216854                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22121.216854                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22252869                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    356779790                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      356779790                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26420473                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26420473                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 849622886000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 849622886000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383200263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383200263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068947                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068947                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32157.746987                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32157.746987                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7207668                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7207668                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19212805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19212805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 363186274500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 363186274500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18903.344644                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18903.344644                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138194486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138194486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8058056                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8058056                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 552570974426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 552570974426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252542                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252542                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055097                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055097                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68573.732228                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68573.732228                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5482396                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5482396                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2575660                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2575660                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 118801084685                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 118801084685                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46124.521360                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46124.521360                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2345                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2345                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1823                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1823                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11480000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11480000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.437380                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.437380                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6297.312123                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6297.312123                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           62                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1594000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1594000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014875                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014875                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25709.677419                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25709.677419                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3776                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3776                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          297                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          297                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3138500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3138500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4073                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4073                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.072919                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.072919                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10567.340067                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10567.340067                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          292                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          292                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2847500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2847500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.071692                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.071692                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9751.712329                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9751.712329                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584713                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584713                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465756                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465756                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52817147000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52817147000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443379                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443379                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113400.894460                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113400.894460                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465756                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465756                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52351391000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52351391000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443379                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443379                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112400.894460                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112400.894460                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992979                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          517819723                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22254002                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.268611                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992979                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999781                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999781                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083277064                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083277064                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26338228                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20052737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               76460                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              139977                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               75852                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              133439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48731                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              125224                       # number of demand (read+write) hits
system.l2.demand_hits::total                 46990648                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26338228                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20052737                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              76460                       # number of overall hits
system.l2.overall_hits::.cpu1.data             139977                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              75852                       # number of overall hits
system.l2.overall_hits::.cpu2.data             133439                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48731                       # number of overall hits
system.l2.overall_hits::.cpu3.data             125224                       # number of overall hits
system.l2.overall_hits::total                46990648                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67755                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2199706                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4932                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1314066                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1242262                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4076                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1129823                       # number of demand (read+write) misses
system.l2.demand_misses::total                5967167                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67755                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2199706                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4932                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1314066                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4547                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1242262                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4076                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1129823                       # number of overall misses
system.l2.overall_misses::total               5967167                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5758446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 247612409000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    495311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 168441246500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    458397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 159081503000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    413875500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 146887533500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     729148722500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5758446500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 247612409000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    495311500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 168441246500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    458397000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 159081503000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    413875500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 146887533500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    729148722500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26405983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22252443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           81392                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1454043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           80399                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1375701                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1255047                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52957815                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26405983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22252443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          81392                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1454043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          80399                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1375701                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1255047                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52957815                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.060596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.903733                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.056555                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.903003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.077187                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.900224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112678                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.060596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.903733                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.056555                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.903003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.077187                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.900224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112678                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84989.248026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112566.137929                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100428.122466                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128183.246884                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100813.063558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 128057.932224                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101539.622179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 130009.331993                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122193.450007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84989.248026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112566.137929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100428.122466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128183.246884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100813.063558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 128057.932224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101539.622179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 130009.331993                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122193.450007                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3751371                       # number of writebacks
system.l2.writebacks::total                   3751371                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            167                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            217                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            408                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            227                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            393                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            211                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2221                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           167                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           217                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           408                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           227                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           393                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           211                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2221                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2199551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1313849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1242035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1129612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5964946                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2199551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1313849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1242035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1129612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5964946                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5071196500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 225606446501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    419491500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 155285843000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    388869001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 146644858502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    349966001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 135577349000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 669344020005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5071196500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 225606446501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    419491500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 155285843000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    388869001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 146644858502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    349966001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 135577349000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 669344020005                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.055153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.903583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.051481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.902838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.069745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.900056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112636                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.055153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.903583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.051481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.902838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.069745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.900056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112636                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75031.018820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102569.318239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93448.763644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118191.544843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93952.404204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118068.217483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95021.993212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120021.165675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112212.921962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75031.018820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102569.318239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93448.763644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118191.544843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93952.404204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118068.217483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95021.993212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120021.165675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112212.921962                       # average overall mshr miss latency
system.l2.replacements                       11652930                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5821992                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5821992                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5821992                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5821992                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46685193                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46685193                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     46685195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46685195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   73                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                134                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        68500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       126500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        68500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       414000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.935484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.588235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.589286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.647343                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5189.655172                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1712.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3953.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2075.757576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3089.552239                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       577500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       851000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       629000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       707000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2764500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.935484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.573529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.596154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.632850                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19913.793103                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21820.512821                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20290.322581                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22093.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21103.053435                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            175                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.855263                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.757576                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.586207                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.783784                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         2360                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   433.823529                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          135                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1294500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       508000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       340500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       590000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2733000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.855263                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.586207                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.783784                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.771429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19915.384615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20029.411765                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20344.827586                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20244.444444                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1779336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            38026                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            40600                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            43096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1901058                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1260995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         853769                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         798565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         701046                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3614375                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 146260410500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109018907000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102102386000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90697796500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  448079500000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3040331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       839165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5515433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.414756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.957360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.951619                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.942086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.655320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115988.097098                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127691.339226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127857.326580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129374.957563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123971.502680                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1260995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       853769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       798565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       701046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3614375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 133650460001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100481217000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94116735501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  83687336500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 411935749002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.414756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.957360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.951619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.942086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.655320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105988.096702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117691.339226                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 117857.325955                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 119374.957563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113971.502404                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26338228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         76460                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         75852                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48731                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26539271                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67755                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4076                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            81310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5758446500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    495311500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    458397000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    413875500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7126030500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26405983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        81392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        80399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26620581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.060596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.056555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.077187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84989.248026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100428.122466                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100813.063558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101539.622179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87640.271799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          167                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          443                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          408                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          393                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1411                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4489                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4139                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3683                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        79899                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5071196500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    419491500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    388869001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    349966001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6229523002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.055153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.051481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.069745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75031.018820                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93448.763644                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93952.404204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95021.993212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77967.471458                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18273401                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       101951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        92839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        82128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18550319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       938711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       460297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       443697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       428777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2271482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 101351998500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59422339500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  56979117000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  56189737000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 273943192000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19212112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       562248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       536536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20821801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.048860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.818673                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.826966                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.839250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.109092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107969.330816                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 129095.648027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128418.981873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 131046.527682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120601.084226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          155                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          217                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          227                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          211                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          810                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       938556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       460080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       443470                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       428566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2270672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  91955986500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54804626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  52528123001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  51890012500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 251178748001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.048852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.818287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.826543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.838837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.109053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97976.025405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 119119.774822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118447.973935                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 121078.229491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110618.683809                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           54                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              71                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.964286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.972603                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1044000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       155500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        76500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        99000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1375000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.964286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.972603                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19800                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19366.197183                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999909                       # Cycle average of tags in use
system.l2.tags.total_refs                   105452168                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11652932                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.049411                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.598421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.673045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.664773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.038528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.070376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.034364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.995649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.025347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.899407                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.618725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.291637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.014053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 855376660                       # Number of tag accesses
system.l2.tags.data_accesses                855376660                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4325568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     140771136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        287296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84086336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        264896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79490240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        235712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      72295168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          381756352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4325568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       287296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       264896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       235712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5113472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240087680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240087680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2199549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1313849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1242035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1129612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5964943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3751370                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3751370                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4098525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        133382264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           272216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79672767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           250992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         75317913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           223340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68500500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361718518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4098525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       272216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       250992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       223340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4845073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      227485828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            227485828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      227485828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4098525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       133382264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          272216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79672767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          250992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        75317913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          223340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68500500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            589204346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3734986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2179209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1308725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1235379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1121461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004153087250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231236                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231236                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12386294                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3516384                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5964943                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3751372                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5964943                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3751372                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  40271                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16386                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            347718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            352949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            389534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            536955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            355219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            367216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            361245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            355668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            353103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            347053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           393177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           346705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           354248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           351206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           350065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           362611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           237170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233354                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 310465904750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29623360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            421553504750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52402.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71152.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        17                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2039677                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1606761                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5964943                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3751372                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1701692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1508824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1031117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  517953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  185971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  142812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  163074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  182436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  172466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  127193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  72544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  43085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  23830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  20141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 149431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 207653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 234435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 245290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 236754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 234196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 237676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 237515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 241140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 237578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 222960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 218051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 218040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  23490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  23153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  24228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  25140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  25318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  23178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  21867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  22157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     20                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6013190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.809872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.178739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.078478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4708930     78.31%     78.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1041696     17.32%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        67520      1.12%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32644      0.54%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24770      0.41%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19029      0.32%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15187      0.25%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12155      0.20%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        91259      1.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6013190                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.621715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.023458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    293.566697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231231    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231236                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.152156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.142456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.586249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           215203     93.07%     93.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1100      0.48%     93.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11812      5.11%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2275      0.98%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              668      0.29%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              125      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               41      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231236                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              379179008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2577344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239037440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               381756352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240087808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       359.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       226.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    361.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1055396189500                       # Total gap between requests
system.mem_ctrls.avgGap                     108621.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4325568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    139469376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       287296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83758400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       264896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79064256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       235712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     71773504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239037440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4098525.245079582557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132148831.887857615948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 272216.252018320782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79362043.756443947554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 250991.995345027797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 74914288.527988672256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 223339.820936394623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68006217.465965256095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 226490713.441378355026                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2199549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1313849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1242035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3683                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1129612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3751372                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2278593500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 134471987500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    230356000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 100591617000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    214469000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  94955462500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    194947000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  88616072250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25542139794250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33713.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61136.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51315.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     76562.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51816.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76451.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52931.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78448.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6808746.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21085926540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11207428155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20407319520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9759646080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83311993440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     215115814050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     224121984480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       585010112265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.303785                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 580123215500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35241960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 440031032000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21848278620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11612627895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21894838560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9736845120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83311993440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     410098269930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59926232160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       618429085725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.968645                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 151610506500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35241960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 868543741000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6874066007.633588                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   44119445446.308701                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 444001864500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   154893560500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 900502647000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14606451                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14606451                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14606451                       # number of overall hits
system.cpu1.icache.overall_hits::total       14606451                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        89708                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         89708                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        89708                       # number of overall misses
system.cpu1.icache.overall_misses::total        89708                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1674497500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1674497500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1674497500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1674497500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14696159                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14696159                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14696159                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14696159                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006104                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006104                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006104                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006104                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18666.088866                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18666.088866                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18666.088866                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18666.088866                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    22.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        81360                       # number of writebacks
system.cpu1.icache.writebacks::total            81360                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8316                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8316                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8316                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8316                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        81392                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        81392                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        81392                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        81392                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1491025000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1491025000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1491025000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1491025000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005538                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005538                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005538                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005538                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18319.060841                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18319.060841                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18319.060841                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18319.060841                       # average overall mshr miss latency
system.cpu1.icache.replacements                 81360                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14606451                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14606451                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        89708                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        89708                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1674497500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1674497500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14696159                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14696159                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006104                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006104                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18666.088866                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18666.088866                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8316                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8316                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        81392                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        81392                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1491025000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1491025000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005538                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005538                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18319.060841                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18319.060841                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989232                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14103015                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            81360                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           173.340892                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        351091500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989232                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999663                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29473710                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29473710                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18238488                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18238488                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18238488                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18238488                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5216960                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5216960                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5216960                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5216960                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 664150705253                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 664150705253                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 664150705253                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 664150705253                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23455448                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23455448                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23455448                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23455448                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222420                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222420                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222420                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222420                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 127306.075809                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127306.075809                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 127306.075809                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127306.075809                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9627958                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       313320                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           100991                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3809                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    95.334812                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.257810                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1453889                       # number of writebacks
system.cpu1.dcache.writebacks::total          1453889                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4207632                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4207632                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4207632                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4207632                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1009328                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1009328                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1009328                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1009328                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 122636503296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 122636503296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 122636503296                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 122636503296                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043032                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 121503.122172                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121503.122172                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 121503.122172                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121503.122172                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1453889                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15244549                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15244549                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2987282                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2987282                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 305904293500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 305904293500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18231831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18231831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163850                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163850                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102402.214957                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102402.214957                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2424570                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2424570                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       562712                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       562712                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  61731560500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  61731560500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109703.650358                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109703.650358                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2993939                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2993939                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2229678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2229678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 358246411753                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 358246411753                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5223617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5223617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426846                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426846                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 160671.815281                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160671.815281                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1783062                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1783062                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  60904942796                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  60904942796                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 136369.818359                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 136369.818359                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          229                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6323000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6323000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.410394                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.410394                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27611.353712                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27611.353712                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4024000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4024000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.209677                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.209677                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34393.162393                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34393.162393                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          181                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1410500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1410500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.471354                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.471354                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7792.817680                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7792.817680                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1261500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1261500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.458333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.458333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7167.613636                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7167.613636                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       643500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       643500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       616500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       616500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603760                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603760                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446461                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446461                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50656015500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50656015500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050221                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050221                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425111                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425111                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113461.232896                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113461.232896                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446460                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446460                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50209554500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50209554500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425111                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425111                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112461.484791                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112461.484791                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.788250                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20297381                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1455674                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.943631                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        351103000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.788250                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.962133                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.962133                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50468923                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50468923                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1055396207500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47444942                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9573363                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47135722                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7901559                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1042                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           741                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1783                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5518873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5518872                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26620583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20824361                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           73                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           73                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79217919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66760050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       244144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4364140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       241165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4129071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       158389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3766853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158881731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3379963776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2848339904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10416128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186107648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10289024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176082688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6757248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160637312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6778593728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11660409                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240476736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64618679                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.112631                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.374722                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58202624     90.07%     90.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5950479      9.21%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 118383      0.18%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 297980      0.46%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  49212      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64618679                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105919454482                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2067620500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         120869894                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1886132189                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79475901                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33384263482                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39653976808                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2185294356                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         122385811                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1101242075000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 903756                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746168                       # Number of bytes of host memory used
host_op_rate                                   906298                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1707.80                       # Real time elapsed on the host
host_tick_rate                               26845041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543431324                       # Number of instructions simulated
sim_ops                                    1547772428                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045846                       # Number of seconds simulated
sim_ticks                                 45845867500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.033996                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15136038                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15283679                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1586855                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18856713                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21314                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          35794                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14480                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18964053                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7039                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2173                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1577003                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7222874                       # Number of branches committed
system.cpu0.commit.bw_lim_events               350789                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          68037                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25962165                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26558400                       # Number of instructions committed
system.cpu0.commit.committedOps              26589310                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78415071                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.339084                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.936242                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     63203331     80.60%     80.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9882778     12.60%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2988929      3.81%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       778094      0.99%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       639933      0.82%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       421265      0.54%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       127641      0.16%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22311      0.03%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       350789      0.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78415071                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44185                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26524929                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5569086                       # Number of loads committed
system.cpu0.commit.membars                      46475                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        46898      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18176952     68.36%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4743      0.02%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5570859     20.95%     89.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2786427     10.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26589310                       # Class of committed instruction
system.cpu0.commit.refs                       8357908                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26558400                       # Number of Instructions Simulated
system.cpu0.committedOps                     26589310                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.398090                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.398090                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             31167632                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                10212                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13307021                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57787456                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7249143                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41792454                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1578920                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                20448                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               620068                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18964053                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4709760                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74310015                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                39371                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          399                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65815505                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3177548                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.210133                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6508972                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15157352                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.729275                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82408217                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.799901                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.768372                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30809186     37.39%     37.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39831782     48.33%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9576143     11.62%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2059817      2.50%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   50994      0.06%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13801      0.02%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   20503      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9036      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   36955      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82408217                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1868                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7839619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1824245                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11944570                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.498339                       # Inst execution rate
system.cpu0.iew.exec_refs                    15404173                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4500396                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               22950111                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10811451                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             34964                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           995702                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5687198                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52538243                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10903777                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1137404                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44974010                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 35091                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1930765                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1578920                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2086791                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        72063                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5162                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          222                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5242365                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2898376                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           222                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       838206                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        986039                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22225613                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41607521                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739419                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16434043                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.461036                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42528946                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65254771                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26082648                       # number of integer regfile writes
system.cpu0.ipc                              0.294283                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.294283                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            48623      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30315586     65.74%     65.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5597      0.01%     65.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1365      0.00%     65.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                851      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11004480     23.86%     89.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4733583     10.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            409      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           258      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46111414                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2239                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4447                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2171                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2291                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     376413                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008163                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 302359     80.33%     80.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    45      0.01%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     35      0.01%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 48076     12.77%     93.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25839      6.86%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               42      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46436965                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         175243178                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41605350                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78485086                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52433589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46111414                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             104654                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25948935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           240167                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         36617                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15737237                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82408217                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.559549                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.891264                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49918183     60.57%     60.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23991806     29.11%     89.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5743095      6.97%     96.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1306458      1.59%     98.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             968068      1.17%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             133042      0.16%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             270197      0.33%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              63564      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13804      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82408217                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.510942                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            61918                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            9898                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10811451                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5687198                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3954                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        90247836                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1443905                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25483632                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16573235                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                195563                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8846394                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                604668                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  722                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83377617                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55616576                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33644104                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40399297                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                911524                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1578920                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2218501                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17070873                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1886                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83375731                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3881473                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             32536                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1465458                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         32797                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130595217                       # The number of ROB reads
system.cpu0.rob.rob_writes                  109096295                       # The number of ROB writes
system.cpu0.timesIdled                          76895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1721                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.487497                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15207220                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15285559                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1528379                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18582657                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9775                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12567                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2792                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18638737                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          990                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1513965                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7046427                       # Number of branches committed
system.cpu1.commit.bw_lim_events               340838                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          67266                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25316910                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25476300                       # Number of instructions committed
system.cpu1.commit.committedOps              25508179                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74081611                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.344325                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.940973                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59451297     80.25%     80.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9520279     12.85%     93.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2841008      3.83%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       832643      1.12%     98.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       557577      0.75%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       398354      0.54%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       118132      0.16%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        21483      0.03%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       340838      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74081611                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11431                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25449932                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5428159                       # Number of loads committed
system.cpu1.commit.membars                      47869                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        47869      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17651724     69.20%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5430086     21.29%     90.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2378080      9.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25508179                       # Class of committed instruction
system.cpu1.commit.refs                       7808166                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25476300                       # Number of Instructions Simulated
system.cpu1.committedOps                     25508179                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.123399                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.123399                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29109425                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                14937                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13303485                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55885011                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5864236                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40900239                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1514915                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                29684                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               582514                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18638737                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4562247                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71454003                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                28670                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63926362                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3058658                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.234235                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4987925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15216995                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.803371                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          77971329                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.823616                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.774993                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27701058     35.53%     35.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38990160     50.01%     85.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9122619     11.70%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1986232      2.55%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   29679      0.04%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    5464      0.01%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  100814      0.13%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    8991      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26312      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            77971329                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1601328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1755943                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11692081                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.545832                       # Inst execution rate
system.cpu1.iew.exec_refs                    14579010                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3934364                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22608367                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10561556                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             40837                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           934604                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5062080                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50812553                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10644646                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1066275                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43433315                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 29887                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1414737                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1514915                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1570371                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        46218                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              88                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5133397                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2682073                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       771242                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        984701                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21704698                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40176811                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740712                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16076927                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.504907                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41071966                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62948907                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25425250                       # number of integer regfile writes
system.cpu1.ipc                              0.320164                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.320164                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            48813      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29598582     66.51%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 430      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10739836     24.13%     90.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4111649      9.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44499590                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     348507                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007832                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 303509     87.09%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 42927     12.32%     99.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2071      0.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44799284                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167550590                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40176811                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76116933                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50694564                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44499590                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             117989                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25304374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           231574                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         50723                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15255955                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     77971329                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.570717                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.894757                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46598102     59.76%     59.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23126327     29.66%     89.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5604289      7.19%     96.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1284003      1.65%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             915554      1.17%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              98353      0.13%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             267693      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63527      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13481      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       77971329                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.559232                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            45682                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2488                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10561556                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5062080                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    944                       # number of misc regfile reads
system.cpu1.numCycles                        79572657                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12028357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24599129                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16058406                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                196030                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7388081                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                622482                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1072                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80506447                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53752438                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32804695                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39549675                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 38804                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1514915                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1350490                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16746289                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80506447                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3569039                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             40399                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1210538                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         40458                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124560584                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105540050                       # The number of ROB writes
system.cpu1.timesIdled                          16240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.720160                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15477224                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15520657                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1355997                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17770200                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              7528                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13226                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5698                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17826502                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1103                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1922                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1327377                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7052407                       # Number of branches committed
system.cpu2.commit.bw_lim_events               414384                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          77098                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24175879                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25332316                       # Number of instructions committed
system.cpu2.commit.committedOps              25369008                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73910680                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.343239                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.972596                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59785956     80.89%     80.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9213027     12.47%     93.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2490795      3.37%     96.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       972911      1.32%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       393683      0.53%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       495877      0.67%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       121860      0.16%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22187      0.03%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       414384      0.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73910680                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11637                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25303814                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5422918                       # Number of loads committed
system.cpu2.commit.membars                      55055                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        55055      0.22%      0.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17670122     69.65%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5424840     21.38%     91.25% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2218571      8.75%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25369008                       # Class of committed instruction
system.cpu2.commit.refs                       7643411                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25332316                       # Number of Instructions Simulated
system.cpu2.committedOps                     25369008                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.123046                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.123046                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29970431                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                28864                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13561016                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54077856                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6346858                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39357128                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1328448                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                70421                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               596896                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17826502                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5412621                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70369090                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32164                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61811464                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2714136                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.225327                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5873525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15484752                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.781296                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77599761                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.799439                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.763388                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28851031     37.18%     37.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37608653     48.46%     85.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9406603     12.12%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1597056      2.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   24453      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13840      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   60978      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6803      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   30344      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77599761                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1514235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1546724                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11483504                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.539107                       # Inst execution rate
system.cpu2.iew.exec_refs                    14217820                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3657662                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22704128                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10382737                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             43992                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           752801                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4520826                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49531245                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10560158                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           944314                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42650899                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 35767                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1411825                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1328448                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1579894                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62764                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              70                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4959819                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2300333                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       589758                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        956966                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21395360                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39489821                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735223                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15730355                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.499151                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40314490                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61689536                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25148513                       # number of integer regfile writes
system.cpu2.ipc                              0.320200                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.320200                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            56123      0.13%      0.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29131393     66.82%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 826      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10652479     24.43%     91.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3754112      8.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43595213                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     399711                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009169                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 340105     85.09%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 58254     14.57%     99.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1352      0.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43938801                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165426096                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39489821                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73693485                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49399552                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43595213                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             131693                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24162237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           236198                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         54595                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14295319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77599761                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.561796                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.905659                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           47181481     60.80%     60.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22348086     28.80%     89.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5423513      6.99%     96.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1137292      1.47%     98.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1034171      1.33%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              89534      0.12%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             308899      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              63803      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              12982      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77599761                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.551043                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            56154                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2618                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10382737                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4520826                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1068                       # number of misc regfile reads
system.cpu2.numCycles                        79113996                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12486525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24690881                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16068251                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                197709                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7695660                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                620117                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  952                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77785092                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52111845                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32318762                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38212195                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 64219                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1328448                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1372280                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16250511                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77785092                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4300297                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             42624                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1183037                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         42672                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   123034163                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102779056                       # The number of ROB writes
system.cpu2.timesIdled                          16104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.481344                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14369351                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14444267                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           946721                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15683496                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9684                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12059                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2375                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15738523                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          947                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1958                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           943502                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7050121                       # Number of branches committed
system.cpu3.commit.bw_lim_events               718562                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          76716                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20766805                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25136816                       # Number of instructions committed
system.cpu3.commit.committedOps              25173398                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     70007406                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.359582                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.104907                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57479887     82.11%     82.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8062760     11.52%     93.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1810417      2.59%     96.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       925241      1.32%     97.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       268600      0.38%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       588619      0.84%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       125150      0.18%     98.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        28170      0.04%     98.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       718562      1.03%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     70007406                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11463                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25108313                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5419713                       # Number of loads committed
system.cpu3.commit.membars                      54907                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        54907      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17665496     70.18%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5421671     21.54%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2030904      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25173398                       # Class of committed instruction
system.cpu3.commit.refs                       7452575                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25136816                       # Number of Instructions Simulated
system.cpu3.committedOps                     25173398                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.970050                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.970050                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30314387                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 3282                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12863824                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49394888                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6331888                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34903142                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                944469                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 8699                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               597434                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15738523                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5951338                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65769776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                31996                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55576781                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1895376                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.210809                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6373745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14379035                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.744422                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          73091320                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.761652                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.747798                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29252836     40.02%     40.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33316817     45.58%     85.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9460669     12.94%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  986654      1.35%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   22848      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    6599      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    1770      0.00%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    7974      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   35153      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            73091320                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1566284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1110457                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10843453                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.540744                       # Inst execution rate
system.cpu3.iew.exec_refs                    13460384                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3345232                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23046289                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9742288                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             36051                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           422816                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3871756                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45927308                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10115152                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           744972                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40370626                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 59970                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1343971                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                944469                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1522128                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        78228                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              50                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4322575                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1838894                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363379                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        747078                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20764627                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37487024                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.723168                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15016323                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.502119                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38140954                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58426503                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23928323                       # number of integer regfile writes
system.cpu3.ipc                              0.336695                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.336695                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            55874      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27463144     66.79%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 346      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10199588     24.81%     91.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3396366      8.26%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41115598                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     518357                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012607                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 423613     81.72%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 93649     18.07%     99.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1095      0.21%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41578081                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156057937                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37487024                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66681218                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45810863                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41115598                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             116445                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20753910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           217064                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         39729                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11977925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     73091320                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.562524                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.954898                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45379789     62.09%     62.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20123671     27.53%     89.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4815726      6.59%     96.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1004512      1.37%     97.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1129230      1.54%     99.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             131196      0.18%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             396468      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              90593      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20135      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       73091320                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.550722                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            71926                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           11915                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9742288                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3871756                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    967                       # number of misc regfile reads
system.cpu3.numCycles                        74657604                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16943127                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               24960461                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16062458                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                165596                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7307073                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                617330                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1284                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71205636                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47796374                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30101040                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34160694                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 47567                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                944469                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1310566                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14038582                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71205636                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4408057                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             34383                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1303886                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         34686                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115223496                       # The number of ROB reads
system.cpu3.rob.rob_writes                   94964506                       # The number of ROB writes
system.cpu3.timesIdled                          16120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2100863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4163343                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120075                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        39024                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2123682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1993688                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4336016                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2032712                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1616594                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       931429                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1131345                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4800                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3409                       # Transaction distribution
system.membus.trans_dist::ReadExReq            475700                       # Transaction distribution
system.membus.trans_dist::ReadExResp           475507                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1616595                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            64                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6255444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6255444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    193505984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193505984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6833                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2100568                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2100568    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2100568                       # Request fanout histogram
system.membus.respLayer1.occupancy        11125649500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8376409524                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1056                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          529                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11888721.172023                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20099468.172385                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          529    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    104932500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            529                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39556734000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6289133500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5395816                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5395816                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5395816                       # number of overall hits
system.cpu2.icache.overall_hits::total        5395816                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16805                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16805                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16805                       # number of overall misses
system.cpu2.icache.overall_misses::total        16805                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1173722999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1173722999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1173722999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1173722999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5412621                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5412621                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5412621                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5412621                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003105                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003105                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003105                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003105                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 69843.677417                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 69843.677417                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 69843.677417                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 69843.677417                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2236                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    74.533333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15801                       # number of writebacks
system.cpu2.icache.writebacks::total            15801                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1004                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1004                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1004                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1004                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15801                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15801                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15801                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15801                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1094044500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1094044500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1094044500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1094044500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002919                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002919                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002919                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002919                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 69238.940573                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69238.940573                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 69238.940573                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69238.940573                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15801                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5395816                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5395816                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16805                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16805                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1173722999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1173722999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5412621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5412621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003105                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003105                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 69843.677417                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 69843.677417                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1004                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1004                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15801                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15801                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1094044500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1094044500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002919                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002919                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 69238.940573                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69238.940573                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5901832                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15833                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           372.755132                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10841043                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10841043                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6910205                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6910205                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6910205                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6910205                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5446570                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5446570                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5446570                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5446570                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 465011767618                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 465011767618                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 465011767618                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 465011767618                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12356775                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12356775                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12356775                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12356775                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.440776                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.440776                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.440776                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.440776                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85376.992790                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85376.992790                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85376.992790                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85376.992790                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1570148                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4201657                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19293                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          46523                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    81.384336                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.313544                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       496743                       # number of writebacks
system.cpu2.dcache.writebacks::total           496743                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4946358                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4946358                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4946358                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4946358                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500212                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500212                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500212                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500212                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55366621924                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55366621924                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55366621924                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55366621924                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040481                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040481                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040481                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040481                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110686.312851                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110686.312851                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110686.312851                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110686.312851                       # average overall mshr miss latency
system.cpu2.dcache.replacements                496743                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5470582                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5470582                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4686675                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4686675                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 405907998000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 405907998000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10157257                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10157257                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.461411                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.461411                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86608.949415                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86608.949415                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4297989                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4297989                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       388686                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       388686                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43349836000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43349836000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038267                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038267                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111529.193231                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111529.193231                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1439623                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1439623                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       759895                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       759895                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  59103769618                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59103769618                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2199518                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2199518                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.345483                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.345483                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77778.863682                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77778.863682                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       648369                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       648369                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111526                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111526                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12016785924                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12016785924                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050705                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050705                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107748.739523                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107748.739523                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        19041                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19041                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          652                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          652                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     19168000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     19168000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        19693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.033108                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.033108                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29398.773006                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29398.773006                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          150                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          502                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          502                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13645000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13645000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.025491                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.025491                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27181.274900                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27181.274900                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        18151                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18151                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          844                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          844                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7799000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7799000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18995                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18995                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.044433                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044433                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9240.521327                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9240.521327                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          836                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          836                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      7051000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7051000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.044012                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.044012                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8434.210526                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8434.210526                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1693000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1693000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1605000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1605000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          634                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            634                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1288                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1288                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12637000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12637000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1922                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1922                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.670135                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.670135                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9811.335404                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9811.335404                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1288                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1288                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     11349000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     11349000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.670135                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.670135                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8811.335404                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8811.335404                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.516996                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7452790                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           500915                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.878353                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.516996                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984906                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984906                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25295653                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25295653                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1080                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          541                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15743688.539741                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30623981.239239                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          541    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    203026500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            541                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37328532000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8517335500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5934861                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5934861                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5934861                       # number of overall hits
system.cpu3.icache.overall_hits::total        5934861                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16477                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16477                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16477                       # number of overall misses
system.cpu3.icache.overall_misses::total        16477                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1176095499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1176095499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1176095499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1176095499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5951338                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5951338                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5951338                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5951338                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002769                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002769                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002769                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002769                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71378.011713                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71378.011713                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71378.011713                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71378.011713                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2318                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    45.450980                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15598                       # number of writebacks
system.cpu3.icache.writebacks::total            15598                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          879                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          879                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          879                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          879                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15598                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15598                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15598                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15598                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1101171000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1101171000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1101171000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1101171000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002621                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002621                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002621                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002621                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70596.935505                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70596.935505                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70596.935505                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70596.935505                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15598                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5934861                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5934861                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16477                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16477                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1176095499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1176095499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5951338                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5951338                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002769                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002769                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71378.011713                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71378.011713                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          879                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          879                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15598                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15598                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1101171000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1101171000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002621                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002621                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70596.935505                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70596.935505                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6403085                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15630                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           409.666347                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11918274                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11918274                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5936703                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5936703                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5936703                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5936703                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5603346                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5603346                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5603346                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5603346                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 484504288699                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 484504288699                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 484504288699                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 484504288699                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11540049                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11540049                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11540049                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11540049                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.485557                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.485557                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.485557                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.485557                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86466.958974                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86466.958974                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86466.958974                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86466.958974                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1598227                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5741874                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19876                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          61894                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.409891                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    92.769477                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496773                       # number of writebacks
system.cpu3.dcache.writebacks::total           496773                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5102961                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5102961                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5102961                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5102961                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       500385                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       500385                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       500385                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       500385                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55955527450                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55955527450                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55955527450                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55955527450                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043361                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043361                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043361                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043361                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 111824.949689                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111824.949689                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 111824.949689                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111824.949689                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496773                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4715284                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4715284                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4812745                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4812745                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 421060949500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 421060949500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9528029                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9528029                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.505114                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.505114                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87488.730340                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87488.730340                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4423843                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4423843                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388902                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388902                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43476658000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43476658000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040817                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040817                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111793.351538                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111793.351538                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1221419                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1221419                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       790601                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       790601                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63443339199                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63443339199                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012020                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012020                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.392939                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.392939                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80246.975654                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80246.975654                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       679118                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       679118                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111483                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111483                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12478869450                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12478869450                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055408                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055408                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111935.178009                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111935.178009                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18830                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18830                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          748                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          748                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     28473500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     28473500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.038206                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.038206                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 38066.176471                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 38066.176471                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          157                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          591                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          591                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     18511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     18511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030187                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030187                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31322.335025                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31322.335025                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18066                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18066                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          734                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          734                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5978500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5978500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18800                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18800                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.039043                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039043                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8145.095368                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8145.095368                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          730                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          730                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5331500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5331500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.038830                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.038830                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7303.424658                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7303.424658                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1790000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1790000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1707000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1707000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          645                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            645                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1313                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1313                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     14170500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     14170500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1958                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1958                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.670582                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.670582                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10792.460015                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10792.460015                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1312                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1312                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     12857500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     12857500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.670072                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.670072                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9799.923780                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9799.923780                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.258558                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6479626                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           501069                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.931604                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.258558                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.976830                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.976830                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23661813                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23661813                       # Number of data accesses
system.cpu0.numPwrStateTransitions                280                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5157303.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12213589.123721                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          140    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     66776000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    45123845000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    722022500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4632684                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4632684                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4632684                       # number of overall hits
system.cpu0.icache.overall_hits::total        4632684                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77076                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77076                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77076                       # number of overall misses
system.cpu0.icache.overall_misses::total        77076                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5813504497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5813504497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5813504497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5813504497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4709760                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4709760                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4709760                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4709760                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016365                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016365                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016365                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016365                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75425.612344                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75425.612344                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75425.612344                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75425.612344                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        14778                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              201                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    73.522388                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72183                       # number of writebacks
system.cpu0.icache.writebacks::total            72183                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4892                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4892                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4892                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4892                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72184                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72184                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72184                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72184                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5433019997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5433019997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5433019997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5433019997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015326                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015326                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015326                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015326                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75266.263950                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75266.263950                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75266.263950                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75266.263950                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72183                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4632684                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4632684                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77076                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77076                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5813504497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5813504497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4709760                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4709760                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016365                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016365                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75425.612344                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75425.612344                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4892                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4892                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72184                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72184                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5433019997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5433019997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015326                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015326                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75266.263950                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75266.263950                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4706360                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72215                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.171502                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9491703                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9491703                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7741936                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7741936                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7741936                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7741936                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5604331                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5604331                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5604331                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5604331                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 481438425280                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 481438425280                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 481438425280                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 481438425280                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13346267                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13346267                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13346267                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13346267                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.419917                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.419917                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.419917                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.419917                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85904.709283                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85904.709283                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85904.709283                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85904.709283                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3116074                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2747028                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            50103                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29861                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.193362                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.993838                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       550121                       # number of writebacks
system.cpu0.dcache.writebacks::total           550121                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5051511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5051511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5051511                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5051511                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       552820                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       552820                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       552820                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       552820                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60658553177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60658553177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60658553177                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60658553177                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041421                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041421                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041421                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041421                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109725.684991                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109725.684991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109725.684991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109725.684991                       # average overall mshr miss latency
system.cpu0.dcache.replacements                550121                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5997071                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5997071                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4579791                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4579791                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 398403154000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 398403154000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10576862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10576862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.433001                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.433001                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86991.557912                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86991.557912                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4175459                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4175459                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       404332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       404332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44653157000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44653157000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110436.861292                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110436.861292                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1744865                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1744865                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1024540                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1024540                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  83035271280                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  83035271280                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2769405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2769405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.369950                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.369950                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 81046.392801                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81046.392801                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       876052                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       876052                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148488                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148488                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16005396177                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16005396177                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053617                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053617                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 107789.155871                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 107789.155871                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16687                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16687                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1176                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1176                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     27186500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     27186500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        17863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.065834                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.065834                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23117.772109                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23117.772109                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          923                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          923                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          253                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          253                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3635500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3635500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014163                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014163                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14369.565217                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14369.565217                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1548                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1548                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19958500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19958500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17218                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17218                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089906                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089906                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12893.087855                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12893.087855                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1538                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1538                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18424500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18424500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089325                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089325                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11979.518856                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11979.518856                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        80000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        80000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        76000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        76000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1349                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1349                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          824                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          824                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9400000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9400000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2173                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2173                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.379199                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.379199                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11407.766990                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11407.766990                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          821                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          821                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8571000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8571000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.377819                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.377819                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10439.707674                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10439.707674                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.918665                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8331649                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           552776                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.072378                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.918665                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997458                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997458                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27319786                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27319786                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9917                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                9499                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4205                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6518                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4590                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                6049                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4325                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                6127                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51230                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9917                       # number of overall hits
system.l2.overall_hits::.cpu0.data               9499                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4205                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6518                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4590                       # number of overall hits
system.l2.overall_hits::.cpu2.data               6049                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4325                       # number of overall hits
system.l2.overall_hits::.cpu3.data               6127                       # number of overall hits
system.l2.overall_hits::total                   51230                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            539843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11433                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            487460                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             11211                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            491092                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             11273                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            491213                       # number of demand (read+write) misses
system.l2.demand_misses::total                2105791                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62266                       # number of overall misses
system.l2.overall_misses::.cpu0.data           539843                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11433                       # number of overall misses
system.l2.overall_misses::.cpu1.data           487460                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            11211                       # number of overall misses
system.l2.overall_misses::.cpu2.data           491092                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            11273                       # number of overall misses
system.l2.overall_misses::.cpu3.data           491213                       # number of overall misses
system.l2.overall_misses::total               2105791                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5205927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59652215500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1044429000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54093300500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1010221500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54492707000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1020724000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55075346000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     231594870500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5205927000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59652215500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1044429000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54093300500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1010221500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54492707000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1020724000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55075346000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    231594870500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          549342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          493978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15801                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497141                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15598                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497340                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2157021                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         549342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         493978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15801                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497141                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15598                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497340                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2157021                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.862613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.982708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.731104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.986805                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.709512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.987832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.722721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.987680                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.976250                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.862613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.982708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.731104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.986805                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.709512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.987832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.722721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.987680                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.976250                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83607.859827                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110499.192358                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91352.138546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110969.721618                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90109.847471                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 110962.318669                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90545.906147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112121.108358                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109979.988755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83607.859827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110499.192358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91352.138546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110969.721618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90109.847471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 110962.318669                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90545.906147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112121.108358                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109979.988755                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              931425                       # number of writebacks
system.l2.writebacks::total                    931425                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3675                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            715                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3673                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            729                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3679                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            747                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               13669                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3675                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           715                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3673                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           729                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3679                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           747                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              13669                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       539729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       486745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       490363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       490466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2092122                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       539729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       486745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       490363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       490466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2092122                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4560808507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  54246453008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    658720004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49162303504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    630447502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49527009002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    634137504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50107925505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 209527804536                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4560808507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  54246453008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    658720004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49162303504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    630447502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49527009002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    634137504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50107925505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 209527804536                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.857944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.982501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.496099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.985358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.477058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.986366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.486857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.986178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.969913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.857944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.982501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.496099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.985358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.477058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.986366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.486857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.986178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.969913                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73645.763810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100506.834000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84908.482083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101002.174658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83635.911648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101000.705604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83505.070319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102163.912493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100150.853792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73645.763810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100506.834000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84908.482083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101002.174658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83635.911648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101000.705604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83505.070319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102163.912493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100150.853792                       # average overall mshr miss latency
system.l2.replacements                        4092582                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938562                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       938565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1157113                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1157113                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1157114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1157114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              72                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              84                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              80                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  257                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           132                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           225                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           183                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           203                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                743                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       747000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       521000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       168000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       355000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1791000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          153                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          297                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          267                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          283                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1000                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.862745                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.757576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.685393                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.717314                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.743000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5659.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2315.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   918.032787                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1748.768473                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2410.497981                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          223                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          182                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          199                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           736                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2662500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4550000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3723500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4132000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15068000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.862745                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.681648                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.703180                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.736000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20170.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20403.587444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20458.791209                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20763.819095                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20472.826087                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           109                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                197                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          443                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          111                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          146                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          108                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              808                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       624000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       391500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       545000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1678500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          552                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          135                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1005                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.802536                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.858824                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.803980                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1408.577878                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3527.027027                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3732.876712                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1092.592593                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2077.351485                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          442                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          108                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          143                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          108                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          801                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8857500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2238000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3269499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2154500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16519499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800725                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.729730                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.841176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.797015                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20039.592760                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22863.629371                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19949.074074                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20623.594257                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              715                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              759                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3885                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145863                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109726                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109994                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              475525                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15742617000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11828898000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11831442500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12293352500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51696310000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            479410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.988546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.993526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.993147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.993485                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107927.418194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107803.966243                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107564.435333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 111816.707901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108714.179065                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       145863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         475525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14283987000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10731638000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10731502500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11193932001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46941059501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.988546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.993526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.993147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.993485                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991896                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97927.418194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97803.966243                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97564.435333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 101816.703362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98714.178016                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4325                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              23037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        11211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        11273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            96183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5205927000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1044429000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1010221500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1020724000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8281301500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.862613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.731104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.709512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.722721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.806769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83607.859827                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91352.138546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90109.847471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90545.906147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86099.430253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          337                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3675                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3673                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3679                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11364                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61929                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7758                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7538                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        84819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4560808507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    658720004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    630447502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    634137504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6484113517                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.857944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.496099                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.477058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.486857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.711449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73645.763810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84908.482083                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83635.911648                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83505.070319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76446.474457                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         7809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         5290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         5406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       393980                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       377734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       381098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       381271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1534083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43909598500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42264402500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42661264500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42781993500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171617259000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       401789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       383537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       386388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.980564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.984870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.986309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.986019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.984402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111451.338900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111889.325557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 111943.029090                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112208.884232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111869.604839                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          114                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          715                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          729                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          747                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2305                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       393866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       377019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       380369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       380524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1531778                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39962466008                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38430665504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38795506502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38913993504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 156102631518                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.980281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.983006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.984422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.984087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.982923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101462.086111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101932.967580                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 101994.396236                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102264.229074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101909.435648                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                17                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              64                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           34                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.588235                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.913043                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.790123                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           64                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       386000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        77000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       408000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       370000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1241000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.588235                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.913043                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.790123                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19300                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19428.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19473.684211                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19390.625000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999946                       # Cycle average of tags in use
system.l2.tags.total_refs                     4250307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4092663                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.038519                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.805716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.103657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.546423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.586038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.765642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.510173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.682353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.540749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.459195                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.528214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.117913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.105713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.007971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.104412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.008449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.100925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38130895                       # Number of tag accesses
system.l2.tags.data_accesses                 38130895                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3963456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34541376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        496512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31151680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        482432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31383232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        486016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31389760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133894464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3963456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       496512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       482432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       486016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5428416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59611456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59611456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         539709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         486745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         490363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         490465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2092101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       931429                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             931429                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         86451761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        753423981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10830027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        679487197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         10522911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        684537859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         10601086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        684680250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2920535073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     86451761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10830027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     10522911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     10601086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        118405787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1300258000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1300258000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1300258000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        86451761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       753423981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10830027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       679487197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        10522911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       684537859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        10601086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       684680250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4220793074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    929055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    535841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    485180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    488799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    489175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000096715750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56814                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56814                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3919602                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876256                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2092102                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     931430                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2092102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   931430                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8287                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2375                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            138081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            132666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            127167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            148899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            139118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            126322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           139633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56664                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83772466500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10419075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122843997750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40201.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58951.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1207226                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  831490                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2092102                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               931430                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  304301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  390153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  400385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  357998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  263882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  168092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   97022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   53577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  64301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  68127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       974160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.938671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.833742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.843334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       507374     52.08%     52.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       322190     33.07%     85.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17894      1.84%     86.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12061      1.24%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9718      1.00%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7980      0.82%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6685      0.69%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5711      0.59%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        84547      8.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       974160                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.677632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.489185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.281976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           3079      5.42%      5.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         27335     48.11%     53.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         11801     20.77%     74.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7297     12.84%     87.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3589      6.32%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1997      3.51%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1049      1.85%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          304      0.54%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           90      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           70      0.12%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           46      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           42      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           32      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           16      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           21      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           16      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           15      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56814                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.315364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.201173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50963     89.70%     89.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              864      1.52%     91.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1287      2.27%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1139      2.00%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1070      1.88%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              698      1.23%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              433      0.76%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              200      0.35%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               94      0.17%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               11      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56814                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133364160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  530368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59459968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133894528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59611520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2908.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1296.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2920.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1300.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45845863000                       # Total gap between requests
system.mem_ctrls.avgGap                      15163.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3963520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34293824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       496512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31051520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       482432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31283136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       486016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31307200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59459968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 86453157.419259220362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 748024323.021044373512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10830027.373786743730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 677302485.333056449890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 10522911.361640173942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 682354543.732867598534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 10601086.346550209448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 682879432.917263507843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1296953711.258708477020                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       539709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       486745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       490363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       490465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       931430                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1999292250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31887524500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    334475500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29003075250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    314762250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29212748250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    316640250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29775479500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1184718672750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32283.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59082.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43113.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59585.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41756.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59573.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41696.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60708.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1271935.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3458109060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1838028555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7274938860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2409557220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3619000320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20668893690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        199428960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39467956665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        860.883626                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    281992250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1530880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44032995250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3497400480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1858908645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7603500240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2440146420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3619000320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20715992220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        159767040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39894715365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        870.192180                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    178179500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1530880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44136808000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1076                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          539                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11242686.456401                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   17108528.072422                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          539    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     76517000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            539                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39786059500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6059808000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4545901                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4545901                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4545901                       # number of overall hits
system.cpu1.icache.overall_hits::total        4545901                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16346                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16346                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16346                       # number of overall misses
system.cpu1.icache.overall_misses::total        16346                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1185416000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1185416000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1185416000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1185416000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4562247                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4562247                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4562247                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4562247                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003583                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003583                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003583                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003583                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72520.249602                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72520.249602                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72520.249602                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72520.249602                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2550                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.434783                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15638                       # number of writebacks
system.cpu1.icache.writebacks::total            15638                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          708                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          708                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          708                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          708                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15638                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15638                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15638                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15638                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1123575000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1123575000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1123575000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1123575000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003428                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003428                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003428                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003428                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71849.021614                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71849.021614                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71849.021614                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71849.021614                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15638                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4545901                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4545901                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16346                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16346                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1185416000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1185416000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4562247                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4562247                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72520.249602                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72520.249602                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          708                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          708                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15638                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15638                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1123575000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1123575000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003428                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003428                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71849.021614                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71849.021614                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5146367                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15670                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           328.421634                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9140132                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9140132                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7394763                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7394763                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7394763                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7394763                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5309074                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5309074                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5309074                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5309074                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 453577245874                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 453577245874                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 453577245874                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 453577245874                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12703837                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12703837                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12703837                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12703837                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.417911                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.417911                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.417911                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.417911                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85434.342387                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85434.342387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85434.342387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85434.342387                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1573483                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2751836                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19305                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          29286                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.506501                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.964215                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       493222                       # number of writebacks
system.cpu1.dcache.writebacks::total           493222                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4812423                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4812423                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4812423                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4812423                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       496651                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       496651                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       496651                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       496651                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54955443476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54955443476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54955443476                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54955443476                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039095                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039095                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039095                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039095                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110652.034278                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110652.034278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110652.034278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110652.034278                       # average overall mshr miss latency
system.cpu1.dcache.replacements                493222                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5797869                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5797869                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4544414                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4544414                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 393287499000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 393287499000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10342283                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10342283                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.439401                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.439401                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86543.061218                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86543.061218                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4158897                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4158897                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       385517                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       385517                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42944121000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42944121000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111393.585756                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111393.585756                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1596894                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1596894                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       764660                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       764660                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  60289746874                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60289746874                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2361554                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2361554                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.323795                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.323795                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78845.168930                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78845.168930                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       653526                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       653526                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111134                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111134                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12011322476                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12011322476                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108079.637879                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108079.637879                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          770                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          770                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26000500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26000500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.044747                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.044747                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33766.883117                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33766.883117                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          187                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          187                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          583                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          583                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17428500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17428500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.033880                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.033880                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 29894.511149                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29894.511149                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        15679                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15679                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          759                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          759                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6575500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6575500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.046174                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046174                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8663.372859                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8663.372859                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          753                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          753                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5896500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5896500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.045808                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.045808                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7830.677291                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7830.677291                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1573000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1573000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1499000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1499000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          660                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            660                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1267                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1267                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14749000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14749000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.657499                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.657499                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11640.883978                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11640.883978                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1267                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1267                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13482000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13482000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.657499                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.657499                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10640.883978                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10640.883978                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.402511                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7929027                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           497430                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.939986                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.402511                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981328                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981328                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25976223                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25976223                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45845867500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688576                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           13                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1869990                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1217514                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3161157                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5037                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3608                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8645                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          249                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          249                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           482373                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          482374                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119220                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1569369                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1655641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1486958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1497232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1497633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6495124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9239424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70365696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2001664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63180800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2022528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63608576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1996544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63623232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276038464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4113412                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60519360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6272519                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.362857                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.554566                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4152777     66.21%     66.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2031717     32.39%     98.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34674      0.55%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  38441      0.61%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14910      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6272519                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4324127918                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         752758357                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25554404                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         753026343                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25260417                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         830581180                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108488472                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         747510344                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25318001                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
