$date
	Sat Jun 22 20:11:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ScanRegFileUnit_TB $end
$var wire 32 ! rdDataA_TB [0:31] $end
$var wire 32 " rdDataB_TB [0:31] $end
$var parameter 32 # SIZE $end
$var parameter 32 $ WIDTH $end
$var reg 1 % clk_TB $end
$var reg 3 & rdAddrA_TB [0:2] $end
$var reg 3 ' rdAddrB_TB [0:2] $end
$var reg 1 ( rst_TB $end
$var reg 3 ) wrAddr_TB [0:2] $end
$var reg 32 * wrData_TB [0:31] $end
$var reg 1 + write_TB $end
$scope module DUT $end
$var wire 1 % clk $end
$var wire 3 , rdAddrA [0:2] $end
$var wire 3 - rdAddrB [0:2] $end
$var wire 32 . rdDataA [0:31] $end
$var wire 32 / rdDataB [0:31] $end
$var wire 1 ( rst $end
$var wire 1 0 sClock $end
$var wire 1 1 sEnable $end
$var wire 1 2 sIn $end
$var wire 3 3 wrAddr [0:2] $end
$var wire 32 4 wrData [0:31] $end
$var wire 1 + write $end
$var parameter 32 5 SIZE $end
$var parameter 32 6 WIDTH $end
$var reg 1 7 sOut $end
$var reg 3 8 shiftAdr [0:2] $end
$var reg 6 9 shiftCnt [0:5] $end
$var reg 8 : shiftReg [0:7] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ; i [31:0] $end
$upscope $end
$upscope $end
$scope task applyTest $end
$upscope $end
$scope task setupTest $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 6
b1000 5
b100000 $
b1000 #
$end
#0
$dumpvars
b111 ;
b0 :
b0 9
b0 8
07
b0 4
b0 3
z2
z1
z0
b0 /
b0 .
b0 -
b0 ,
0+
b0 *
b0 )
0(
b0 '
b0 &
0%
b0 "
b0 !
$end
#10
1%
#20
0%
1(
#30
1%
#40
0%
#50
1%
#60
0%
#70
1%
