Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Wed Mar 25 12:54:26 2015
| Host              : sena running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing -sort_by group -max_paths 100 -path_type summary -file ./Impl/TopDown/top-post-route-timing.rpt
| Design            : mkZynqTop
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack         
-------------------------------------------------------------------         
ps7_ps7_foo/MAXIGP0ACLK        ps7_ps7_foo/MAXIGP0RDATA[16]   3.915         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[37]/D 4.208         
ps7_ps7_foo/MAXIGP0ACLK        ps7_ps7_foo/MAXIGP0RDATA[17]   4.235         
ps7_ps7_foo/MAXIGP0ACLK        ps7_ps7_foo/MAXIGP0RDATA[14]   4.386         
ps7_ps7_foo/MAXIGP0ACLK        ps7_ps7_foo/MAXIGP0RDATA[10]   4.407         
ps7_ps7_foo/MAXIGP0ACLK        ps7_ps7_foo/MAXIGP0RVALID      4.416         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[29]/D 4.529         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[27]/D 4.563         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_18_23/RAMA/WE 4.577         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_18_23/RAMA_D1/WE 4.577         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_18_23/RAMB/WE 4.577         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_18_23/RAMB_D1/WE 4.577         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_18_23/RAMC/WE 4.577         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_18_23/RAMC_D1/WE 4.577         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_18_23/RAMD/WE 4.577         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_18_23/RAMD_D1/WE 4.577         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[15]/D 4.578         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMA/WE 4.580         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMA_D1/WE 4.580         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMB/WE 4.580         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMB_D1/WE 4.580         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMC/WE 4.580         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMC_D1/WE 4.580         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMD/WE 4.580         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMD_D1/WE 4.580         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[0]/CE 4.585         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[14]/CE 4.585         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[15]/CE 4.585         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[16]/CE 4.585         
ps7_ps7_foo/MAXIGP0ACLK        ps7_ps7_foo/MAXIGP0RDATA[15]   4.613         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[32]/CE 4.645         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[33]/CE 4.645         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[34]/CE 4.645         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[35]/CE 4.645         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[21]/D 4.648         
top_portalEnt_0_memslave_fifoWriteDoneFifo/full_reg_reg/C top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[34]/CE 4.650         
top_portalEnt_0_memslave_fifoWriteDoneFifo/full_reg_reg/C top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[35]/CE 4.650         
top_portalEnt_0_memslave_fifoWriteDoneFifo/full_reg_reg/C top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[36]/CE 4.650         
top_portalEnt_0_memslave_fifoWriteDoneFifo/full_reg_reg/C top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[38]/CE 4.650         
ps7_ps7_foo/MAXIGP0ACLK        ps7_ps7_foo/MAXIGP0RDATA[11]   4.659         
top_portalEnt_0_memslave_fifoWriteDoneFifo/full_reg_reg/C top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[13]/CE 4.670         
top_portalEnt_0_memslave_fifoWriteDoneFifo/full_reg_reg/C top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[5]/CE 4.670         
top_portalEnt_0_memslave_fifoWriteDoneFifo/full_reg_reg/C top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[6]/CE 4.670         
top_portalEnt_0_memslave_fifoWriteDoneFifo/full_reg_reg/C top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[9]/CE 4.670         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_24_29/RAMA/WE 4.675         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_24_29/RAMA_D1/WE 4.675         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_24_29/RAMB/WE 4.675         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_24_29/RAMB_D1/WE 4.675         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_24_29/RAMC/WE 4.675         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_24_29/RAMC_D1/WE 4.675         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_24_29/RAMD/WE 4.675         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_24_29/RAMD_D1/WE 4.675         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[38]/D 4.675         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[16]/D 4.679         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[23]/D 4.691         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[17]/D 4.695         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[22]/D 4.700         
ps7_ps7_foo/MAXIGP0ACLK        ps7_ps7_foo/MAXIGP0RDATA[26]   4.701         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[14]/D 4.710         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_36_39/RAMA/WE 4.721         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_36_39/RAMA_D1/WE 4.721         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_36_39/RAMB/WE 4.721         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_36_39/RAMB_D1/WE 4.721         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_36_39/RAMC/WE 4.721         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_36_39/RAMC_D1/WE 4.721         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_36_39/RAMD/WE 4.721         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_36_39/RAMD_D1/WE 4.721         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[17]/CE 4.729         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[8]/CE 4.729         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[11]/D 4.738         
ps7_ps7_foo/MAXIGP0ACLK        ps7_ps7_foo/MAXIGP0RDATA[18]   4.745         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_12_17/RAMA/WE 4.746         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_12_17/RAMA_D1/WE 4.746         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_12_17/RAMB/WE 4.746         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_12_17/RAMB_D1/WE 4.746         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_12_17/RAMC/WE 4.746         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_12_17/RAMC_D1/WE 4.746         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_12_17/RAMD/WE 4.746         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_12_17/RAMD_D1/WE 4.746         
top_portalEnt_0_memslave_fifoWriteDoneFifo/full_reg_reg/C top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[37]/CE 4.747         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_6_11/RAMA/WE 4.748         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_6_11/RAMA_D1/WE 4.748         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_6_11/RAMB/WE 4.748         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_6_11/RAMB_D1/WE 4.748         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_6_11/RAMC/WE 4.748         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_6_11/RAMC_D1/WE 4.748         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_6_11/RAMD/WE 4.748         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/arr_reg_0_31_6_11/RAMD_D1/WE 4.748         
ps7_ps7_foo/MAXIGP0ACLK        ps7_ps7_foo/MAXIGP0RDATA[2]    4.748         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[12]/CE 4.755         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[13]/CE 4.755         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[1]/CE 4.755         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[7]/CE 4.755         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[2]/CE 4.773         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[3]/CE 4.773         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[4]/CE 4.773         
top_lLedController_remainingDuration_reg[21]/C top_lLedController_ledsCmdFifo/D_OUT_reg[5]/CE 4.773         
ps7_ps7_foo/MAXIGP0ACLK        top_ctrl_mux_rv_readDataPipes_0_fifo/data0_reg_reg[34]/D 4.779         
ps7_ps7_foo/MAXIGP0ACLK        ps7_ps7_foo/MAXIGP0RDATA[24]   4.780         
top_portalEnt_0_memslave_fifoWriteDoneFifo/full_reg_reg/C top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo/data0_reg_reg[2]/D 4.780         



