{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668608272819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668608272819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 23:17:52 2022 " "Processing started: Wed Nov 16 23:17:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668608272819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668608272819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668608272819 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668608273062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file second_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_bcd " "Found entity 1: second_bcd" {  } { { "second_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/second_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file minute_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 minute_bcd " "Found entity 1: minute_bcd" {  } { { "minute_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/minute_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_demux.v 0 0 " "Found 0 design units, including 0 entities, in source file input_demux.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file hour_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_bcd " "Found entity 1: hour_bcd" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/hour_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "C:/Programming/DSD/DigitalClock/d_flip_flop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1to3.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_1to3.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1to3 " "Found entity 1: demux_1to3" {  } { { "demux_1to3.v" "" { Text "C:/Programming/DSD/DigitalClock/demux_1to3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Programming/DSD/DigitalClock/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "C:/Programming/DSD/DigitalClock/clock_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_8bit " "Found entity 1: binary_to_bcd_8bit" {  } { { "binary_to_bcd_8bit.v" "" { Text "C:/Programming/DSD/DigitalClock/binary_to_bcd_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_4bit " "Found entity 1: binary_to_bcd_4bit" {  } { { "binary_to_bcd_4bit.v" "" { Text "C:/Programming/DSD/DigitalClock/binary_to_bcd_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_binary_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_binary_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_binary_8bit " "Found entity 1: bcd_to_binary_8bit" {  } { { "bcd_to_binary_8bit.v" "" { Text "C:/Programming/DSD/DigitalClock/bcd_to_binary_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7segment " "Found entity 1: bcd_to_7segment" {  } { { "bcd_to_7segment.v" "" { Text "C:/Programming/DSD/DigitalClock/bcd_to_7segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668608273114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668608273114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668608273130 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..3\] digital_clock.v(15) " "Output port \"LEDR\[16..3\]\" at digital_clock.v(15) has no driver" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668608273132 "|digital_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:CG " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:CG\"" {  } { { "digital_clock.v" "CG" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock_generator:CG\|counter:C0 " "Elaborating entity \"counter\" for hierarchy \"clock_generator:CG\|counter:C0\"" {  } { { "clock_generator.v" "C0" { Text "C:/Programming/DSD/DigitalClock/clock_generator.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (25)" {  } { { "counter.v" "" { Text "C:/Programming/DSD/DigitalClock/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668608273155 "|digital_clock|clock_generator:CG|counter:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop clock_generator:CG\|d_flip_flop:D0 " "Elaborating entity \"d_flip_flop\" for hierarchy \"clock_generator:CG\|d_flip_flop:D0\"" {  } { { "clock_generator.v" "D0" { Text "C:/Programming/DSD/DigitalClock/clock_generator.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C0 " "Elaborating entity \"counter\" for hierarchy \"counter:C0\"" {  } { { "digital_clock.v" "C0" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (2)" {  } { { "counter.v" "" { Text "C:/Programming/DSD/DigitalClock/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668608273174 "|digital_clock|counter:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1to3 demux_1to3:DM " "Elaborating entity \"demux_1to3\" for hierarchy \"demux_1to3:DM\"" {  } { { "digital_clock.v" "DM" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273182 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_inv demux_1to3.v(14) " "Verilog HDL Always Construct warning at demux_1to3.v(14): variable \"input_inv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux_1to3.v" "" { Text "C:/Programming/DSD/DigitalClock/demux_1to3.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668608273182 "|digital_clock|demux_1to3:DM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_inv demux_1to3.v(20) " "Verilog HDL Always Construct warning at demux_1to3.v(20): variable \"input_inv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux_1to3.v" "" { Text "C:/Programming/DSD/DigitalClock/demux_1to3.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668608273182 "|digital_clock|demux_1to3:DM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_inv demux_1to3.v(26) " "Verilog HDL Always Construct warning at demux_1to3.v(26): variable \"input_inv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux_1to3.v" "" { Text "C:/Programming/DSD/DigitalClock/demux_1to3.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668608273182 "|digital_clock|demux_1to3:DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_bcd second_bcd:SB " "Elaborating entity \"second_bcd\" for hierarchy \"second_bcd:SB\"" {  } { { "digital_clock.v" "SB" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter second_bcd:SB\|counter:C0 " "Elaborating entity \"counter\" for hierarchy \"second_bcd:SB\|counter:C0\"" {  } { { "second_bcd.v" "C0" { Text "C:/Programming/DSD/DigitalClock/second_bcd.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Programming/DSD/DigitalClock/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668608273201 "|digital_clock|second_bcd:SB|counter:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd_8bit second_bcd:SB\|binary_to_bcd_8bit:B0 " "Elaborating entity \"binary_to_bcd_8bit\" for hierarchy \"second_bcd:SB\|binary_to_bcd_8bit:B0\"" {  } { { "second_bcd.v" "B0" { Text "C:/Programming/DSD/DigitalClock/second_bcd.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 binary_to_bcd_8bit.v(17) " "Verilog HDL assignment warning at binary_to_bcd_8bit.v(17): truncated value with size 13 to match size of target (12)" {  } { { "binary_to_bcd_8bit.v" "" { Text "C:/Programming/DSD/DigitalClock/binary_to_bcd_8bit.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668608273211 "|digital_clock|second_bcd:SB|binary_to_bcd_8bit:B0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_bcd_8bit.v(14) " "Verilog HDL assignment warning at binary_to_bcd_8bit.v(14): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_bcd_8bit.v" "" { Text "C:/Programming/DSD/DigitalClock/binary_to_bcd_8bit.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668608273211 "|digital_clock|second_bcd:SB|binary_to_bcd_8bit:B0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_bcd_8bit.v(15) " "Verilog HDL assignment warning at binary_to_bcd_8bit.v(15): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_bcd_8bit.v" "" { Text "C:/Programming/DSD/DigitalClock/binary_to_bcd_8bit.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668608273211 "|digital_clock|second_bcd:SB|binary_to_bcd_8bit:B0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_bcd minute_bcd:MB " "Elaborating entity \"minute_bcd\" for hierarchy \"minute_bcd:MB\"" {  } { { "digital_clock.v" "MB" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_bcd hour_bcd:HB " "Elaborating entity \"hour_bcd\" for hierarchy \"hour_bcd:HB\"" {  } { { "digital_clock.v" "HB" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273228 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_binary hour_bcd.v(24) " "Verilog HDL Always Construct warning at hour_bcd.v(24): variable \"count_binary\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/hour_bcd.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668608273229 "|digital_clock|hour_bcd:HB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_binary hour_bcd.v(29) " "Verilog HDL Always Construct warning at hour_bcd.v(29): variable \"count_binary\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/hour_bcd.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668608273229 "|digital_clock|hour_bcd:HB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_binary hour_bcd.v(31) " "Verilog HDL Always Construct warning at hour_bcd.v(31): variable \"count_binary\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/hour_bcd.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668608273229 "|digital_clock|hour_bcd:HB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hour_bcd.v(31) " "Verilog HDL assignment warning at hour_bcd.v(31): truncated value with size 32 to match size of target (8)" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/hour_bcd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668608273229 "|digital_clock|hour_bcd:HB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_binary hour_bcd.v(36) " "Verilog HDL Always Construct warning at hour_bcd.v(36): variable \"count_binary\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/hour_bcd.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668608273229 "|digital_clock|hour_bcd:HB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hour_bcd.v(36) " "Verilog HDL assignment warning at hour_bcd.v(36): truncated value with size 32 to match size of target (8)" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/hour_bcd.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668608273229 "|digital_clock|hour_bcd:HB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter hour_bcd:HB\|counter:C0 " "Elaborating entity \"counter\" for hierarchy \"hour_bcd:HB\|counter:C0\"" {  } { { "hour_bcd.v" "C0" { Text "C:/Programming/DSD/DigitalClock/hour_bcd.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Programming/DSD/DigitalClock/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668608273240 "|digital_clock|hour_bcd:HB|counter:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7segment bcd_to_7segment:B7S0 " "Elaborating entity \"bcd_to_7segment\" for hierarchy \"bcd_to_7segment:B7S0\"" {  } { { "digital_clock.v" "B7S0" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668608273288 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "leading_zero bcd_to_7segment.v(21) " "Verilog HDL Always Construct warning at bcd_to_7segment.v(21): variable \"leading_zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_to_7segment.v" "" { Text "C:/Programming/DSD/DigitalClock/bcd_to_7segment.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668608273289 "|digital_clock|bcd_to_7segment:B7S0"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hour_bcd:HB\|clock " "Found clock multiplexer hour_bcd:HB\|clock" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/hour_bcd.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1668608273406 "|digital_clock|hour_bcd:HB|clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "minute_bcd:MB\|clock " "Found clock multiplexer minute_bcd:MB\|clock" {  } { { "minute_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/minute_bcd.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1668608273406 "|digital_clock|minute_bcd:MB|clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "second_bcd:SB\|clock " "Found clock multiplexer second_bcd:SB\|clock" {  } { { "second_bcd.v" "" { Text "C:/Programming/DSD/DigitalClock/second_bcd.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1668608273406 "|digital_clock|second_bcd:SB|clock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1668608273406 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1668608273643 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Programming/DSD/DigitalClock/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668608273989 "|digital_clock|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1668608273989 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668608274304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668608274304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668608274351 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668608274351 ""} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Implemented 234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668608274351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668608274351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668608274414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 23:17:54 2022 " "Processing ended: Wed Nov 16 23:17:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668608274414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668608274414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668608274414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668608274414 ""}
