#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun 16 22:47:31 2020
# Process ID: 12904
# Current directory: C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC
# Command line: vivado.exe -mode tcl -source scripts/common/init.tcl -source scripts/common/project.tcl -log logs/project.log -nojournal -verbose -notrace -tclargs Carry4_DelayLine
# Log file: C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/logs/project.log
# Journal file: 
#-----------------------------------------------------------
source scripts/common/init.tcl -notrace

Sourcing init file C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/init.tcl

source scripts/common/project.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 243.211 ; gain = 0.000

Successfully created new Vivado project Carry4_DelayLine attached to xc7a35ticsg324-1L device.
Project XML file is C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/Carry4_DelayLine.xpr


Vivado% start_gui
add_files -norecurse C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/Carry4_DelayLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Multi_Carry4_DelayLine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/Carry4_DelayLine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Multi_Carry4_DelayLine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Carry4_DelayLine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/Carry4_DelayLine.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/Carry4_DelayLine.sim/sim_1/behav/xsim'
"xelab -wto 03eed04d6039472d80fbce32ca87f432 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Multi_Carry4_DelayLine_behav xil_defaultlib.Multi_Carry4_DelayLine xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxa/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 03eed04d6039472d80fbce32ca87f432 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Multi_Carry4_DelayLine_behav xil_defaultlib.Multi_Carry4_DelayLine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Multi_Carry4_DelayLine
Compiling module xil_defaultlib.glbl
Built simulation snapshot Multi_Carry4_DelayLine_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/Carry4_DelayLine.sim/sim_1/behav/xsim/xsim.dir/Multi_Carry4_DelayLine_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/Carry4_DelayLine.sim/sim_1/behav/xsim/xsim.dir/Multi_Carry4_DelayLine_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 16 22:56:55 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinxa/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 109.816 ; gain = 23.574
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 16 22:56:55 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 650.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/Carry4_DelayLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Multi_Carry4_DelayLine_behav -key {Behavioral:sim_1:Functional:Multi_Carry4_DelayLine} -tclbatch {Multi_Carry4_DelayLine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Multi_Carry4_DelayLine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 663.883 ; gain = 11.703
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Multi_Carry4_DelayLine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 663.883 ; gain = 13.730
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: Multi_Carry4_DelayLine
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1148.238 ; gain = 233.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Multi_Carry4_DelayLine' [C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v:9]
	Parameter Ncarry4 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinxa/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (1#1) [C:/Xilinxa/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'Multi_Carry4_DelayLine' (2#1) [C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1223.500 ; gain = 308.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1223.500 ; gain = 308.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1223.500 ; gain = 308.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1223.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 19 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1244.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:55 . Memory (MB): peak = 1302.945 ; gain = 388.023
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 1302.945 ; gain = 638.977
launch_runs synth_1 -jobs 2
[Tue Jun 16 23:02:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/Carry4_DelayLine.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1305.777 ; gain = 0.000
launch_runs impl_1 -jobs 2
[Tue Jun 16 23:06:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/Carry4_DelayLine.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.215 ; gain = 0.000
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1827.637 ; gain = 6.121
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 16 23:18:27 2020...
