{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port eth_spi -pg 1 -y 2030 -defaultsOSRD
preplace port eth_rgmii -pg 1 -y 1730 -defaultsOSRD
preplace port ext_ram -pg 1 -y 1080 -defaultsOSRD
preplace port flash -pg 1 -y 1220 -defaultsOSRD
preplace port uart -pg 1 -y 250 -defaultsOSRD
preplace port base_ram -pg 1 -y 940 -defaultsOSRD
preplace port clk -pg 1 -y 250 -defaultsOSRD
preplace port reset -pg 1 -y 230 -defaultsOSRD
preplace portBus eth_rst -pg 1 -y 1790 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -y 360 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -y 540 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 2 -y 140 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -y 460 -defaultsOSRD
preplace inst rst_clk_50M -pg 1 -lvl 4 -y 250 -defaultsOSRD
preplace inst axi_ethernet_0_fifo -pg 1 -lvl 4 -y 1480 -defaultsOSRD
preplace inst axi_emc_flash -pg 1 -lvl 3 -y 1350 -defaultsOSRD
preplace inst axi_emc_ext -pg 1 -lvl 3 -y 1050 -defaultsOSRD
preplace inst axi_eth_spi -pg 1 -lvl 3 -y 2040 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -y 1060 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 6 -y 680 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 280 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 4 -y 400 -defaultsOSRD
preplace inst axi_emc_base -pg 1 -lvl 3 -y 890 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 3 -y 1750 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -y 270 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 710 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 4 -y 580 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -y 850 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 5 1 2100
preplace netloc axi_ethernet_0_fifo_mm2s_prmry_reset_out_n 1 2 3 520 1940 NJ 1940 1510
preplace netloc clk_wiz_locked 1 2 2 NJ 340 910
preplace netloc clk_wiz_clk_out2 1 2 3 490 220 910 150 1500
preplace netloc rst_clk_50M_mb_reset 1 2 3 550J 710 NJ 710 1380
preplace netloc clk_wiz_clk_out3 1 2 1 470
preplace netloc axi_ethernet_0_fifo_s2mm_prmry_reset_out_n 1 2 3 540 1950 NJ 1950 1400
preplace netloc cp0_epc_o 1 4 1 1390
preplace netloc axi_ethernet_0_rgmii 1 3 4 NJ 1730 NJ 1730 NJ 1730 NJ
preplace netloc axi_emc_base_EMC_INTF 1 3 4 NJ 890 1460J 610 NJ 610 2380J
preplace netloc clk_wiz_clk_out4 1 2 1 460
preplace netloc cp0_cause_o 1 4 1 1400
preplace netloc axi_mem_intercon_M06_AXI 1 2 4 530 -80 NJ -80 NJ -80 2060
preplace netloc axi_mem_intercon_M03_AXI 1 2 4 520 -130 NJ -130 NJ -130 2070
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 2040
preplace netloc axi_ethernet_0_phy_rst_n 1 3 4 NJ 1790 NJ 1790 NJ 1790 NJ
preplace netloc axi_mem_intercon_M05_AXI 1 2 4 510 -120 NJ -120 NJ -120 2080
preplace netloc axi_emc_ext_EMC_INTF 1 3 4 910J 720 1470J 620 NJ 620 2370J
preplace netloc util_vector_logic_0_Res 1 3 1 910
preplace netloc rst_clk_50M_interconnect_aresetn 1 4 1 1480
preplace netloc jtag_axi_0_M_AXI 1 2 3 490J 130 NJ 130 1380
preplace netloc axi_mem_intercon_M00_AXI 1 4 2 1520 -50 2020
preplace netloc rst_clk_50M_peripheral_aresetn 1 1 5 190 900 450 2130 940 1150 1430 -100 2090
preplace netloc axi_mem_intercon_M02_AXI 1 4 2 1530 -40 2010
preplace netloc cp0_status_o 1 4 1 1410
preplace netloc axi_mem_intercon_M08_AXI 1 2 4 500 -60 NJ -60 NJ -60 2040
preplace netloc axi_quad_spi_SPI_0 1 3 4 930J 2030 NJ 2030 NJ 2030 NJ
preplace netloc axi_emc_0_EMC_INTF 1 3 4 NJ 1180 1460J 1220 NJ 1220 NJ
preplace netloc mycpu_top_0_interface_aximm 1 4 1 1510
preplace netloc xlconstant_0_dout 1 1 1 180
preplace netloc clk_1 1 1 5 180 260 480 260 920 140 1490 -110 2110
preplace netloc debug_wb_rf_data 1 4 1 1420
preplace netloc debug_wb_pc 1 4 1 1480
preplace netloc axi_mem_intercon_M07_AXI 1 3 3 950 -70 NJ -70 2050
preplace netloc axi_ethernet_0_fifo_AXI_STR_TXC 1 2 3 530 1920 NJ 1920 1420
preplace netloc clk_2 1 0 2 N 250 170
preplace netloc axi_ethernet_0_m_axis_rxd 1 3 1 950
preplace netloc axi_ethernet_0_fifo_AXI_STR_TXD 1 2 3 550 1580 910J 1590 1460
preplace netloc axi_uartlite_0_UART 1 6 1 N
preplace netloc axi_ethernet_0_fifo_mm2s_cntrl_reset_out_n 1 2 3 550 1930 NJ 1930 1380
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 2100
preplace netloc debug_wb_rf_wnum 1 4 1 1440
preplace netloc reset_1 1 0 4 N 230 N 230 N 230 N
preplace netloc axi_mem_intercon_M04_AXI 1 2 4 540 -90 NJ -90 NJ -90 2030
preplace netloc debug_wb_rf_wen 1 4 1 1450
levelinfo -pg 1 -70 90 350 760 1200 1860 2240 2420 -top -170 -bot 2330
"
}
{
   "da_aeth_cnt":"2",
   "da_axi4_cnt":"16",
   "da_board_cnt":"12",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"2"
}
