Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Jun  2 14:08:48 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_control_sets -verbose -file FPU_Add_Subtract_Function_control_sets_placed.rpt
| Design       : FPU_Add_Subtract_Function
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    16 |
| Minimum Number of register sites lost to control set restrictions |    62 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              61 |           29 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             453 |          175 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                               | FS_Module/AR[0]         |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/E[0]                                | FS_Module/AR[0]         |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_0[0]                       | FS_Module/Q_reg[0]_5[0] |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/FSM_sequential_state_reg[3]_i_1_n_0 | rst_IBUF                |                2 |              4 |
|  clk_IBUF_BUFG |                                               | FS_Module/Q_reg[0]_5[0] |                5 |              6 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_2[0]                       | FS_Module/Q_reg[0]_5[0] |                5 |              6 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_0[0]                       | FS_Module/Q_reg[0]_5[1] |                3 |             11 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_4[0]                       | FS_Module/Q_reg[0]_5[1] |                4 |             12 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0][0]                         | FS_Module/Q_reg[33][1]  |                8 |             18 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_1[0]                       | FS_Module/Q_reg[0]_5[1] |               16 |             34 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_4[0]                       | FS_Module/Q_reg[0]_5[0] |               12 |             44 |
|  clk_IBUF_BUFG |                                               | FS_Module/Q_reg[0]_5[1] |               23 |             54 |
|  clk_IBUF_BUFG | FS_Module/E[0]                                | FS_Module/Q_reg[0]_5[0] |               21 |             54 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_3[0]                       | FS_Module/AR[0]         |               16 |             64 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_1[0]                       | FS_Module/Q_reg[33][1]  |               26 |             93 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0][0]                         | FS_Module/Q_reg[33][0]  |               60 |            111 |
+----------------+-----------------------------------------------+-------------------------+------------------+----------------+


