   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"IO.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	io_resetCPU
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	io_resetCPU:
  25              	.LVL0:
  26              	.LFB0:
  27              		.file 1 "hal/system/IO.c"
   1:hal/system/IO.c **** /*
   2:hal/system/IO.c ****  * IO.c
   3:hal/system/IO.c ****  *
   4:hal/system/IO.c ****  *  Created on: 01.04.2019
   5:hal/system/IO.c ****  *      Author: OK / ED
   6:hal/system/IO.c ****  */
   7:hal/system/IO.c **** 
   8:hal/system/IO.c **** #include "IO.h"
   9:hal/system/IO.c **** 
  10:hal/system/IO.c **** /* reset cpu with or without peripherals */
  11:hal/system/IO.c **** void io_resetCPU(uint8_t resetPeripherals)
  12:hal/system/IO.c **** {
  28              		.loc 1 12 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  13:hal/system/IO.c **** 	if(resetPeripherals)
  33              		.loc 1 13 2 view .LVU1
  34              		.loc 1 13 4 is_stmt 0 view .LVU2
  35 0000 08B1     		cbz	r0, .L2
  14:hal/system/IO.c **** 		NVIC_GenerateSystemReset();
  36              		.loc 1 14 3 is_stmt 1 view .LVU3
  37 0002 FFF7FEBF 		b	NVIC_GenerateSystemReset
  38              	.LVL1:
  39              	.L2:
  15:hal/system/IO.c **** 	else
  16:hal/system/IO.c **** 		NVIC_GenerateCoreReset();
  40              		.loc 1 16 3 view .LVU4
  41 0006 FFF7FEBF 		b	NVIC_GenerateCoreReset
  42              	.LVL2:
  43              		.loc 1 16 3 is_stmt 0 view .LVU5
  44              		.cfi_endproc
  45              	.LFE0:
  47              		.align	1
  48 000a 00BF     		.p2align 2,,3
  49              		.global	io_enableInterrupts
  50              		.syntax unified
  51              		.thumb
  52              		.thumb_func
  54              	io_enableInterrupts:
  55              	.LFB1:
  17:hal/system/IO.c **** }
  18:hal/system/IO.c **** 
  19:hal/system/IO.c **** /* enable interrupts globally */
  20:hal/system/IO.c **** void io_enableInterrupts(void)
  21:hal/system/IO.c **** {
  56              		.loc 1 21 1 is_stmt 1 view -0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  22:hal/system/IO.c **** 	asm volatile("CPSIE I\n");
  61              		.loc 1 22 2 view .LVU7
  62              		.syntax unified
  63              	@ 22 "hal/system/IO.c" 1
  64 000c 62B6     		CPSIE I
  65              	
  66              	@ 0 "" 2
  23:hal/system/IO.c **** }
  67              		.loc 1 23 1 is_stmt 0 view .LVU8
  68              		.thumb
  69              		.syntax unified
  70 000e 7047     		bx	lr
  71              		.cfi_endproc
  72              	.LFE1:
  74              		.align	1
  75              		.p2align 2,,3
  76              		.global	io_disableInterrupts
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  81              	io_disableInterrupts:
  82              	.LFB2:
  24:hal/system/IO.c **** 
  25:hal/system/IO.c **** /* disable interrupts globally */
  26:hal/system/IO.c **** void io_disableInterrupts(void)
  27:hal/system/IO.c **** {
  83              		.loc 1 27 1 is_stmt 1 view -0
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 0
  86              		@ frame_needed = 0, uses_anonymous_args = 0
  87              		@ link register save eliminated.
  28:hal/system/IO.c **** 	asm volatile("CPSID I\n");
  88              		.loc 1 28 2 view .LVU10
  89              		.syntax unified
  90              	@ 28 "hal/system/IO.c" 1
  91 0010 72B6     		CPSID I
  92              	
  93              	@ 0 "" 2
  29:hal/system/IO.c **** }
  94              		.loc 1 29 1 is_stmt 0 view .LVU11
  95              		.thumb
  96              		.syntax unified
  97 0012 7047     		bx	lr
  98              		.cfi_endproc
  99              	.LFE2:
 101              	.Letext0:
 102              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 103              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 104              		.file 4 "./cpu/STM32F103/stm32f10x_nvic.h"
DEFINED SYMBOLS
                            *ABS*:00000000 IO.c
C:\Users\forre\AppData\Local\Temp\ccIg5hCK.s:17     .text:00000000 $t
C:\Users\forre\AppData\Local\Temp\ccIg5hCK.s:24     .text:00000000 io_resetCPU
C:\Users\forre\AppData\Local\Temp\ccIg5hCK.s:54     .text:0000000c io_enableInterrupts
C:\Users\forre\AppData\Local\Temp\ccIg5hCK.s:81     .text:00000010 io_disableInterrupts

UNDEFINED SYMBOLS
NVIC_GenerateSystemReset
NVIC_GenerateCoreReset
