
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
Ø
Running: %s
333*	simulator2¬
—C:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aicontroller_tb_behav --prj D:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_0_project/aicontroller_v1_0_project.sim/sim_1/behav/aicontroller_tb.prj xil_defaultlib.aicontroller_tb xil_defaultlib.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
ë
+Analyzing Verilog file "%s" into library %s165*xsimverific2|
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Q
analyzing module %s311*xsimverific2

eval_block2default:defaultZ10-311
ó
+Analyzing Verilog file "%s" into library %s165*xsimverific2ƒ
oD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v2default:default2"
xil_defaultlib2default:defaultZ10-165
P
analyzing module %s311*xsimverific2
	placement2default:defaultZ10-311
ê
+Analyzing Verilog file "%s" into library %s165*xsimverific2{
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2"
xil_defaultlib2default:defaultZ10-165
P
analyzing module %s311*xsimverific2
	score_ten2default:defaultZ10-311
í
+Analyzing Verilog file "%s" into library %s165*xsimverific2~
jD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2"
xil_defaultlib2default:defaultZ10-165
S
analyzing module %s311*xsimverific2 
aicontroller2default:defaultZ10-311
±
+Analyzing Verilog file "%s" into library %s165*xsimverific2Á
¬D:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/aicontroller_v1_0_project/aicontroller_v1_0_project.srcs/sim_1/new/aicontroller_tb.v2default:default2"
xil_defaultlib2default:defaultZ10-165
V
analyzing module %s311*xsimverific2#
aicontroller_tb2default:defaultZ10-311
²
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
9
Starting static elaboration
342*	simulatorZ43-3458
Ë
Bactual bit length %s differs from formal bit length %s for port %s278*xsimverific2
12default:default2
42default:default2
	next_col02default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
3622default:default8@Z10-278
Ë
Bactual bit length %s differs from formal bit length %s for port %s278*xsimverific2
12default:default2
42default:default2
	next_col02default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4052default:default8@Z10-278
Ë
Bactual bit length %s differs from formal bit length %s for port %s278*xsimverific2
12default:default2
42default:default2
	next_col12default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4062default:default8@Z10-278
Ë
Bactual bit length %s differs from formal bit length %s for port %s278*xsimverific2
12default:default2
42default:default2
	next_col02default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4482default:default8@Z10-278
Ë
Bactual bit length %s differs from formal bit length %s for port %s278*xsimverific2
12default:default2
42default:default2
	next_col12default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4492default:default8@Z10-278
Ë
Bactual bit length %s differs from formal bit length %s for port %s278*xsimverific2
12default:default2
42default:default2
	next_col22default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4502default:default8@Z10-278
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
_
Compiling module %s405*	simulator2-
xil_defaultlib.placement
2default:defaultZ43-3953
`
Compiling module %s405*	simulator2.
xil_defaultlib.eval_block
2default:defaultZ43-3953
_
Compiling module %s405*	simulator2-
xil_defaultlib.score_ten
2default:defaultZ43-3953
b
Compiling module %s405*	simulator20
xil_defaultlib.aicontroller
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
xil_defaultlib.aicontroller_tb
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
xil_defaultlib.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497