// Seed: 3163515682
module module_0;
  wire id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_1.id_0  = 0;
endmodule
module module_1 (
    input  wor id_0,
    output wor id_1
);
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wor id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  timeunit 1ps;
  assign id_1 = 1;
endmodule
module module_3 (
    input tri id_0,
    input supply1 id_1,
    output supply0 id_2
);
  wire id_4;
  ;
  module_2 modCall_1 ();
  wor id_5;
  assign id_5 = -1;
  buf primCall (id_2, id_4);
endmodule
module module_4 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  not primCall (id_2, id_4);
  wire id_4;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
