

================================================================
== Vitis HLS Report for 'reduce_accum2_ii_is_4_Pipeline_1'
================================================================
* Date:           Sun Jul 10 12:43:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.975 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        2|        2|         1|          1|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      81|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      68|     108|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |empty_17_fu_68_p2   |         +|   0|  0|   9|           2|           1|
    |exitcond_fu_62_p2   |      icmp|   0|  0|   8|           2|           3|
    |accum_0_1_fu_92_p3  |    select|   0|  0|  32|           1|          32|
    |accum_1_1_fu_84_p3  |    select|   0|  0|  32|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  81|           6|          37|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    2|          4|
    |empty_fu_28              |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    5|         10|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |accum_0_0_fu_32  |  32|   0|   32|          0|
    |accum_1_0_fu_36  |  32|   0|   32|          0|
    |ap_CS_fsm        |   1|   0|    1|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |empty_fu_28      |   2|   0|    2|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  68|   0|   68|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  reduce_accum2_ii_is_4_Pipeline_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  reduce_accum2_ii_is_4_Pipeline_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  reduce_accum2_ii_is_4_Pipeline_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  reduce_accum2_ii_is_4_Pipeline_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  reduce_accum2_ii_is_4_Pipeline_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  reduce_accum2_ii_is_4_Pipeline_1|  return value|
|accum_1_0_out         |  out|   32|      ap_vld|                     accum_1_0_out|       pointer|
|accum_1_0_out_ap_vld  |  out|    1|      ap_vld|                     accum_1_0_out|       pointer|
|accum_0_0_out         |  out|   32|      ap_vld|                     accum_0_0_out|       pointer|
|accum_0_0_out_ap_vld  |  out|    1|      ap_vld|                     accum_0_0_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------+--------------+

