-- Project:   C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\HydroponicAutomationSensorPerf.cyprj
-- Generated: 05/22/2019 11:03:51
-- PSoC Creator  4.2

ENTITY HydroponicAutomationSensorPerf IS
    PORT(
        FlowSensorSig(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        pHUpEcho(0)_PAD : IN std_ulogic;
        WaterEcho(0)_PAD : IN std_ulogic;
        pHUpTrig(0)_PAD : OUT std_ulogic;
        pHDownTrig(0)_PAD : OUT std_ulogic;
        NutsTrig(0)_PAD : OUT std_ulogic;
        WaterTrig(0)_PAD : OUT std_ulogic;
        pHDownEcho(0)_PAD : IN std_ulogic;
        NutsEcho(0)_PAD : IN std_ulogic;
        DataComTxInv(0)_PAD : OUT std_ulogic;
        WaterResEcho(0)_PAD : IN std_ulogic;
        WaterResTrig(0)_PAD : OUT std_ulogic;
        ECSenseRx(0)_PAD : IN std_ulogic;
        ECSenseRxInv(0)_PAD : OUT std_ulogic;
        ECControl(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END HydroponicAutomationSensorPerf;

ARCHITECTURE __DEFAULT__ OF HydroponicAutomationSensorPerf IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_ScBoostClk : bit;
    ATTRIBUTE global_signal OF ClockBlock_ScBoostClk : SIGNAL IS true;
    SIGNAL ClockBlock_ScBoostClk_adig : bit;
    SIGNAL ClockBlock_ScBoostClk_adig_local : bit;
    SIGNAL ClockBlock_ScBoostClk_local : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DataComTxInv(0)__PA : bit;
    SIGNAL ECControl(0)__PA : bit;
    SIGNAL ECSenseRx(0)__PA : bit;
    SIGNAL ECSenseRxInv(0)__PA : bit;
    SIGNAL FlowSensorSig(0)__PA : bit;
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(0,1,B)0";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(0,1,B)3";
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL Net_10 : bit;
    ATTRIBUTE udbclken_assigned OF Net_10 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_10 : SIGNAL IS true;
    SIGNAL Net_10_local : bit;
    SIGNAL Net_12 : bit;
    ATTRIBUTE placement_force OF Net_12 : SIGNAL IS "U(0,3,B)2";
    SIGNAL Net_2034 : bit;
    ATTRIBUTE placement_force OF Net_2034 : SIGNAL IS "U(1,5,B)3";
    SIGNAL Net_2543 : bit;
    SIGNAL Net_2546 : bit;
    SIGNAL Net_2828 : bit;
    SIGNAL Net_2878 : bit;
    ATTRIBUTE placement_force OF Net_2878 : SIGNAL IS "U(3,3,A)1";
    SIGNAL Net_2892 : bit;
    ATTRIBUTE placement_force OF Net_2892 : SIGNAL IS "U(1,1,A)1";
    SIGNAL Net_2894 : bit;
    ATTRIBUTE placement_force OF Net_2894 : SIGNAL IS "U(2,1,B)0";
    SIGNAL Net_2908 : bit;
    SIGNAL Net_2909 : bit;
    SIGNAL Net_2980_0 : bit;
    SIGNAL Net_2980_1 : bit;
    SIGNAL Net_2980_2 : bit;
    SIGNAL Net_3061 : bit;
    SIGNAL Net_3202 : bit;
    ATTRIBUTE placement_force OF Net_3202 : SIGNAL IS "U(2,0,B)1";
    SIGNAL Net_3294 : bit;
    SIGNAL Net_3458 : bit;
    ATTRIBUTE placement_force OF Net_3458 : SIGNAL IS "U(1,4,A)1";
    SIGNAL Net_3467 : bit;
    ATTRIBUTE udbclken_assigned OF Net_3467 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_3467 : SIGNAL IS true;
    SIGNAL Net_3467_local : bit;
    SIGNAL Net_3549 : bit;
    ATTRIBUTE udbclken_assigned OF Net_3549 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_3549 : SIGNAL IS true;
    SIGNAL Net_3549_local : bit;
    SIGNAL Net_3552 : bit;
    SIGNAL Net_3577 : bit;
    SIGNAL Net_3578 : bit;
    SIGNAL Net_3581 : bit;
    ATTRIBUTE placement_force OF Net_3581 : SIGNAL IS "U(3,5,A)3";
    SIGNAL Net_3582 : bit;
    ATTRIBUTE placement_force OF Net_3582 : SIGNAL IS "U(1,2,A)1";
    SIGNAL Net_3587 : bit;
    ATTRIBUTE placement_force OF Net_3587 : SIGNAL IS "U(3,1,B)1";
    SIGNAL Net_3591 : bit;
    SIGNAL Net_3719 : bit;
    ATTRIBUTE placement_force OF Net_3719 : SIGNAL IS "U(0,2,A)0";
    SIGNAL Net_3740 : bit;
    SIGNAL Net_3747 : bit;
    SIGNAL Net_3757 : bit;
    ATTRIBUTE placement_force OF Net_3757 : SIGNAL IS "U(0,2,B)1";
    SIGNAL Net_3761 : bit;
    SIGNAL Net_3781 : bit;
    ATTRIBUTE global_signal OF Net_3781 : SIGNAL IS true;
    SIGNAL Net_3781_local : bit;
    SIGNAL Net_3865 : bit;
    SIGNAL Net_3870 : bit;
    SIGNAL Net_576 : bit;
    ATTRIBUTE placement_force OF Net_576 : SIGNAL IS "U(0,3,B)1";
    SIGNAL Net_581 : bit;
    SIGNAL Net_583 : bit;
    SIGNAL NutsEcho(0)__PA : bit;
    SIGNAL NutsTrig(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL WaterEcho(0)__PA : bit;
    SIGNAL WaterResEcho(0)__PA : bit;
    SIGNAL WaterResTrig(0)__PA : bit;
    SIGNAL WaterTrig(0)__PA : bit;
    SIGNAL \ECSenseControlReg:control_1\ : bit;
    SIGNAL \ECSenseControlReg:control_2\ : bit;
    SIGNAL \ECSenseControlReg:control_3\ : bit;
    SIGNAL \ECSenseControlReg:control_4\ : bit;
    SIGNAL \ECSenseControlReg:control_5\ : bit;
    SIGNAL \ECSenseControlReg:control_6\ : bit;
    SIGNAL \ECSenseControlReg:control_7\ : bit;
    SIGNAL \ECSenseUART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:pollcount_0\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \ECSenseUART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:pollcount_1\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \ECSenseUART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \ECSenseUART:BUART:rx_count7_tc\ : bit;
    SIGNAL \ECSenseUART:BUART:rx_count_0\ : bit;
    SIGNAL \ECSenseUART:BUART:rx_count_1\ : bit;
    SIGNAL \ECSenseUART:BUART:rx_count_2\ : bit;
    SIGNAL \ECSenseUART:BUART:rx_count_3\ : bit;
    SIGNAL \ECSenseUART:BUART:rx_count_4\ : bit;
    SIGNAL \ECSenseUART:BUART:rx_count_5\ : bit;
    SIGNAL \ECSenseUART:BUART:rx_count_6\ : bit;
    SIGNAL \ECSenseUART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_counter_load\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \ECSenseUART:BUART:rx_fifofull\ : bit;
    SIGNAL \ECSenseUART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \ECSenseUART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_last\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \ECSenseUART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_load_fifo\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \ECSenseUART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_postpoll\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \ECSenseUART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_state_0\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \ECSenseUART:BUART:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_state_1\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \ECSenseUART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_state_2\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \ECSenseUART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_state_3\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \ECSenseUART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \ECSenseUART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_status_3\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \ECSenseUART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_status_4\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \ECSenseUART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \ECSenseUART:BUART:rx_status_5\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \ECSenseUART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \ECSenseUART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \ECSenseUART:Net_9\ : SIGNAL IS true;
    SIGNAL \ECSenseUART:Net_9_local\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_0\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_1\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_2\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_3\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_4\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_5\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_6\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_7\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \FlowSenseTimeOutTimer:TimerUDB:run_mode\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:status_2\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:status_3\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \FlowSenseTimeOutTimer:TimerUDB:status_tc\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \FlowSenseTimeOutTimer:TimerUDB:trig_disable\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \FreeRunningTimer:TimerUDB:control_0\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:control_1\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:control_2\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:control_3\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:control_4\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:control_5\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:control_6\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:control_7\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ce0__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:status_2\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:status_3\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \FreeRunningTimer:TimerUDB:status_tc\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \LevelSelect:control_3\ : bit;
    SIGNAL \LevelSelect:control_4\ : bit;
    SIGNAL \LevelSelect:control_5\ : bit;
    SIGNAL \LevelSelect:control_6\ : bit;
    SIGNAL \LevelSelect:control_7\ : bit;
    SIGNAL \PingSensorControl:control_1\ : bit;
    SIGNAL \PingSensorControl:control_2\ : bit;
    SIGNAL \PingSensorControl:control_3\ : bit;
    SIGNAL \PingSensorControl:control_4\ : bit;
    SIGNAL \PingSensorControl:control_5\ : bit;
    SIGNAL \PingSensorControl:control_6\ : bit;
    SIGNAL \PingSensorControl:control_7\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \PingSensorEchoTimer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \PingSensorEchoTimer:TimerUDB:capture_last\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \PingSensorEchoTimer:TimerUDB:control_0\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:control_1\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:control_2\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:control_3\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:control_4\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:control_5\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:control_6\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:control_7\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \PingSensorEchoTimer:TimerUDB:run_mode\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:status_2\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:status_3\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \PingSensorEchoTimer:TimerUDB:status_tc\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \PingSensorEchoTimer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \PingSensorEchoTimer:TimerUDB:timer_enable\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \PingSensorEchoTimer:TimerUDB:timer_enable_split\ : bit;
    ATTRIBUTE placement_force OF \PingSensorEchoTimer:TimerUDB:timer_enable_split\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \PingSensorEchoTimer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \PingSensorEchoTimer:TimerUDB:trig_disable\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \PingSensorSampleTimer:TimerUDB:control_0\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:control_1\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:control_2\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:control_3\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:control_4\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:control_5\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:control_6\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:control_7\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \PingSensorSampleTimer:TimerUDB:run_mode\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:status_2\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:status_3\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \PingSensorSampleTimer:TimerUDB:status_tc\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \PingSensorSampleTimer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \PingSensorSampleTimer:TimerUDB:timer_enable\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \PingSensorSampleTimer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \PingSensorSampleTimer:TimerUDB:trig_disable\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \PingSensorTrigControl:control_1\ : bit;
    SIGNAL \PingSensorTrigControl:control_2\ : bit;
    SIGNAL \PingSensorTrigControl:control_3\ : bit;
    SIGNAL \PingSensorTrigControl:control_4\ : bit;
    SIGNAL \PingSensorTrigControl:control_5\ : bit;
    SIGNAL \PingSensorTrigControl:control_6\ : bit;
    SIGNAL \PingSensorTrigControl:control_7\ : bit;
    SIGNAL \PingSensorTrigCounter:Net_42\ : bit;
    SIGNAL \PingSensorTrigCounter:Net_47\ : bit;
    SIGNAL \SenseSwitchTimer:Net_261\ : bit;
    SIGNAL \SensorComTxUART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \SensorComTxUART:BUART:counter_load_not\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \SensorComTxUART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \SensorComTxUART:BUART:tx_bitclk\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \SensorComTxUART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \SensorComTxUART:BUART:tx_counter_dp\ : bit;
    SIGNAL \SensorComTxUART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \SensorComTxUART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \SensorComTxUART:BUART:tx_shift_out\ : bit;
    SIGNAL \SensorComTxUART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \SensorComTxUART:BUART:tx_state_0\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \SensorComTxUART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \SensorComTxUART:BUART:tx_state_1\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \SensorComTxUART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \SensorComTxUART:BUART:tx_state_2\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \SensorComTxUART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SensorComTxUART:BUART:tx_status_0\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \SensorComTxUART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \SensorComTxUART:BUART:tx_status_2\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \SensorComTxUART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \SensorComTxUART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SensorComTxUART:Net_9\ : SIGNAL IS true;
    SIGNAL \SensorComTxUART:Net_9_local\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:control_0\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:control_1\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:control_2\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:control_3\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:control_4\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:control_5\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:control_6\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:control_7\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \SensorDataComTimer:TimerUDB:run_mode\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:status_2\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:status_3\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \SensorDataComTimer:TimerUDB:status_tc\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \SensorDataComTimer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \SensorDataComTimer:TimerUDB:timer_enable\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \SensorDataComTimer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \SensorDataComTimer:TimerUDB:trig_disable\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:counter_load_not\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART:BUART:rx_count_0\ : bit;
    SIGNAL \UART:BUART:rx_count_1\ : bit;
    SIGNAL \UART:BUART:rx_count_2\ : bit;
    SIGNAL \UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_counter_load\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \UART:BUART:rx_fifofull\ : bit;
    SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_last\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_load_fifo\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_postpoll\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_0\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_2\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_3\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_3\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_4\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_5\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_bitclk\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART:BUART:tx_shift_out\ : bit;
    SIGNAL \UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_0\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_1\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_2\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_0\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_2\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:txn\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART:Net_9\ : SIGNAL IS true;
    SIGNAL \UART:Net_9_local\ : bit;
    SIGNAL \pHADC:Net_207_0\ : bit;
    SIGNAL \pHADC:Net_207_10\ : bit;
    SIGNAL \pHADC:Net_207_11\ : bit;
    SIGNAL \pHADC:Net_207_1\ : bit;
    SIGNAL \pHADC:Net_207_2\ : bit;
    SIGNAL \pHADC:Net_207_3\ : bit;
    SIGNAL \pHADC:Net_207_4\ : bit;
    SIGNAL \pHADC:Net_207_5\ : bit;
    SIGNAL \pHADC:Net_207_6\ : bit;
    SIGNAL \pHADC:Net_207_7\ : bit;
    SIGNAL \pHADC:Net_207_8\ : bit;
    SIGNAL \pHADC:Net_207_9\ : bit;
    SIGNAL \pHADC:Net_252\ : bit;
    SIGNAL \pHADC:Net_381\ : bit;
    SIGNAL \pHADC:Net_381_local\ : bit;
    SIGNAL \pHADC:Net_385\ : bit;
    ATTRIBUTE global_signal OF \pHADC:Net_385\ : SIGNAL IS true;
    SIGNAL \pHADC:Net_385_local\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:control_0\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:control_1\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:control_2\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:control_3\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:control_4\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:control_5\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:control_6\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:control_7\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \pHSampleTimer:TimerUDB:run_mode\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:status_2\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:status_3\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \pHSampleTimer:TimerUDB:status_tc\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \pHSampleTimer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \pHSampleTimer:TimerUDB:timer_enable\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \pHSampleTimer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \pHSampleTimer:TimerUDB:trig_disable\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,1,A)0";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE placement_force OF __ZERO__ : SIGNAL IS "U(2,4,B)2";
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL pH(0)__PA : bit;
    SIGNAL pHDownEcho(0)__PA : bit;
    SIGNAL pHDownTrig(0)__PA : bit;
    SIGNAL pHUpEcho(0)__PA : bit;
    SIGNAL pHUpTrig(0)__PA : bit;
    SIGNAL tmpOE__FlowSensorSig_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__FlowSensorSig_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.aclk_glb_ff_1__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_6__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.z0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.z1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.sor__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.z0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.z1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.sor__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cl0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.z0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ff0__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ce1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cl1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.z1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ff1__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.co_msb__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cfbo__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u3.sor__sig\ : bit;
    SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \PingSensorEchoTimer:TimerUDB:timer_enable_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \PingSensorEchoTimer:TimerUDB:timer_enable_split\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF FlowSensorSig(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF FlowSensorSig(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF pH(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF pH(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF pHUpEcho(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF pHUpEcho(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF WaterEcho(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF WaterEcho(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF pHUpTrig(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF pHUpTrig(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF pHDownTrig(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF pHDownTrig(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF NutsTrig(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF NutsTrig(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF WaterTrig(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF WaterTrig(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF pHDownEcho(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF pHDownEcho(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF NutsEcho(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF NutsEcho(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF DataComTxInv(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF DataComTxInv(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF WaterResEcho(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF WaterResEcho(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF WaterResTrig(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF WaterResTrig(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF ECSenseRx(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF ECSenseRx(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF ECSenseRxInv(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF ECSenseRxInv(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF ECControl(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF ECControl(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Net_576 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_576 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART:BUART:counter_load_not\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART:BUART:counter_load_not\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART:BUART:tx_status_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART:BUART:tx_status_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART:BUART:rx_counter_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_postpoll\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART:BUART:rx_postpoll\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART:BUART:rx_status_4\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART:BUART:rx_status_5\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \pHSampleTimer:TimerUDB:status_tc\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \pHSampleTimer:TimerUDB:status_tc\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PingSensorEchoTimer:TimerUDB:status_tc\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \PingSensorEchoTimer:TimerUDB:status_tc\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_2894 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_2894 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_2892 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_2892 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_3581 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_3581 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_3582 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_3582 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_3587 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_3587 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PingSensorSampleTimer:TimerUDB:status_tc\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \PingSensorSampleTimer:TimerUDB:status_tc\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SensorComTxUART:BUART:counter_load_not\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \SensorComTxUART:BUART:counter_load_not\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \SensorComTxUART:BUART:tx_status_0\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \SensorComTxUART:BUART:tx_status_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SensorComTxUART:BUART:tx_status_2\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \SensorComTxUART:BUART:tx_status_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SensorDataComTimer:TimerUDB:status_tc\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \SensorDataComTimer:TimerUDB:status_tc\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \FreeRunningTimer:TimerUDB:status_tc\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \FreeRunningTimer:TimerUDB:status_tc\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \FlowSenseTimeOutTimer:TimerUDB:status_tc\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \FlowSenseTimeOutTimer:TimerUDB:status_tc\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_counter_load\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_counter_load\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_postpoll\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_postpoll\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_status_4\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_status_4\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_status_5\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_status_5\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_3757 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Net_3757 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF __ZERO__ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxSts\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \pHADC:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF \pHADC:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE lib_model OF \pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \pHSampleTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \pHSampleTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \pHSampleTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \pHSampleTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \pHSampleTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \pHSampleTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF pHSampleTimerISR : LABEL IS "[IntrContainer=(0)][IntrId=(9)]";
    ATTRIBUTE Location OF \PingSensorTrigCounter:CounterHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF PingSensorTrigISR : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE lib_model OF \PingSensorControl:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PingSensorControl:Sync:ctrl_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PingSensorEchoTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \PingSensorEchoTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF PingSensorEchoISR : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \LevelSelect:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \LevelSelect:Sync:ctrl_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PingSensorTrigControl:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \PingSensorTrigControl:Sync:ctrl_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PingSensorSampleTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \PingSensorSampleTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SensorComTxUART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \SensorComTxUART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \SensorComTxUART:BUART:sTX:TxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \SensorComTxUART:BUART:sTX:TxSts\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SensorDataComTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \SensorDataComTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF SensorDataComISR : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF PingSensorSampleTimerISR : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \FreeRunningTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \FreeRunningTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\ : LABEL IS "datapathcell17";
    ATTRIBUTE Location OF \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\ : LABEL IS "datapathcell18";
    ATTRIBUTE Location OF \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\ : LABEL IS "datapathcell19";
    ATTRIBUTE Location OF \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF FlowSenseCaptureISR : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF FlowSenseTimeOutISR : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell20";
    ATTRIBUTE Location OF \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell21";
    ATTRIBUTE Location OF \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell22";
    ATTRIBUTE Location OF \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF isr_rx : LABEL IS "[IntrContainer=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF ECSenseDataRxISR : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell23";
    ATTRIBUTE Location OF \ECSenseUART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \ECSenseUART:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:sRX:RxSts\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \ECSenseUART:BUART:sRX:RxSts\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ECSenseControlReg:Sync:ctrl_reg\ : LABEL IS "controlcell10";
    ATTRIBUTE Location OF \ECSenseControlReg:Sync:ctrl_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \SenseSwitchTimer:TimerHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF SenseSwitchTimerISR : LABEL IS "[IntrContainer=(0)][IntrId=(18)]";
    ATTRIBUTE lib_model OF \UART:BUART:txn\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \UART:BUART:txn\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_1\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \UART:BUART:tx_state_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_0\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART:BUART:tx_state_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_2\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART:BUART:tx_state_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UART:BUART:tx_bitclk\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_0\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UART:BUART:rx_state_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_load_fifo\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART:BUART:rx_load_fifo\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_3\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \UART:BUART:rx_state_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_2\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \UART:BUART:rx_state_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell44";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_3\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \UART:BUART:rx_status_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_last\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \UART:BUART:rx_last\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \pHSampleTimer:TimerUDB:run_mode\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \pHSampleTimer:TimerUDB:run_mode\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_2034 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_2034 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \pHSampleTimer:TimerUDB:timer_enable\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \pHSampleTimer:TimerUDB:timer_enable\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \pHSampleTimer:TimerUDB:trig_disable\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \pHSampleTimer:TimerUDB:trig_disable\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PingSensorEchoTimer:TimerUDB:capture_last\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \PingSensorEchoTimer:TimerUDB:capture_last\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PingSensorEchoTimer:TimerUDB:run_mode\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \PingSensorEchoTimer:TimerUDB:run_mode\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_2878 : LABEL IS "macrocell54";
    ATTRIBUTE Location OF Net_2878 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PingSensorEchoTimer:TimerUDB:timer_enable\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \PingSensorEchoTimer:TimerUDB:timer_enable\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PingSensorEchoTimer:TimerUDB:trig_disable\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \PingSensorEchoTimer:TimerUDB:trig_disable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \PingSensorSampleTimer:TimerUDB:run_mode\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \PingSensorSampleTimer:TimerUDB:run_mode\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_3202 : LABEL IS "macrocell58";
    ATTRIBUTE Location OF Net_3202 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PingSensorSampleTimer:TimerUDB:timer_enable\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \PingSensorSampleTimer:TimerUDB:timer_enable\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PingSensorSampleTimer:TimerUDB:trig_disable\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \PingSensorSampleTimer:TimerUDB:trig_disable\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_3458 : LABEL IS "macrocell61";
    ATTRIBUTE Location OF Net_3458 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SensorComTxUART:BUART:tx_state_1\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \SensorComTxUART:BUART:tx_state_1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SensorComTxUART:BUART:tx_state_0\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \SensorComTxUART:BUART:tx_state_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SensorComTxUART:BUART:tx_state_2\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \SensorComTxUART:BUART:tx_state_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SensorComTxUART:BUART:tx_bitclk\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \SensorComTxUART:BUART:tx_bitclk\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SensorDataComTimer:TimerUDB:run_mode\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \SensorDataComTimer:TimerUDB:run_mode\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_12 : LABEL IS "macrocell67";
    ATTRIBUTE Location OF Net_12 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \SensorDataComTimer:TimerUDB:timer_enable\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \SensorDataComTimer:TimerUDB:timer_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SensorDataComTimer:TimerUDB:trig_disable\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \SensorDataComTimer:TimerUDB:trig_disable\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \FlowSenseTimeOutTimer:TimerUDB:run_mode\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \FlowSenseTimeOutTimer:TimerUDB:run_mode\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_3719 : LABEL IS "macrocell71";
    ATTRIBUTE Location OF Net_3719 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \FlowSenseTimeOutTimer:TimerUDB:trig_disable\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \FlowSenseTimeOutTimer:TimerUDB:trig_disable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_state_1\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_state_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_state_0\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_state_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_load_fifo\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_load_fifo\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_state_3\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_state_3\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_state_2\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_state_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_bitclk_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:pollcount_1\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \ECSenseUART:BUART:pollcount_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:pollcount_0\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \ECSenseUART:BUART:pollcount_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_status_3\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_status_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ECSenseUART:BUART:rx_last\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \ECSenseUART:BUART:rx_last\ : LABEL IS "U(3,3)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \PingSensorEchoTimer:TimerUDB:timer_enable_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * main_3) + (!main_1 * !main_2 * !main_3 * !main_4) + (main_1 * main_3) + (main_1 * !main_7) + (main_2 * !main_3 * !main_5) + (main_2 * main_3 * !main_6) + (main_8 * main_9 * main_10) + (main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PingSensorEchoTimer:TimerUDB:timer_enable_split\,
            main_0 => Net_2908,
            main_1 => Net_2980_2,
            main_2 => Net_2980_1,
            main_3 => Net_2980_0,
            main_4 => Net_2909,
            main_5 => Net_3577,
            main_6 => Net_3578,
            main_7 => Net_3591,
            main_8 => \PingSensorEchoTimer:TimerUDB:timer_enable\,
            main_9 => \PingSensorEchoTimer:TimerUDB:run_mode\,
            main_10 => \PingSensorEchoTimer:TimerUDB:per_zero\,
            main_11 => \PingSensorEchoTimer:TimerUDB:trig_disable\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            aclk_glb_0 => ClockBlock_ScBoostClk,
            aclk_0 => ClockBlock_ScBoostClk_local,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local,
            aclk_glb_1 => \pHADC:Net_385\,
            aclk_1 => \pHADC:Net_385_local\,
            clk_a_dig_glb_1 => \pHADC:Net_381\,
            clk_a_dig_1 => \pHADC:Net_381_local\,
            dclk_glb_0 => Net_3467,
            dclk_0 => Net_3467_local,
            dclk_glb_1 => \UART:Net_9\,
            dclk_1 => \UART:Net_9_local\,
            dclk_glb_2 => Net_10,
            dclk_2 => Net_10_local,
            dclk_glb_3 => Net_3549,
            dclk_3 => Net_3549_local,
            dclk_glb_4 => \SensorComTxUART:Net_9\,
            dclk_4 => \SensorComTxUART:Net_9_local\,
            dclk_glb_5 => \ECSenseUART:Net_9\,
            dclk_5 => \ECSenseUART:Net_9_local\,
            dclk_glb_6 => Net_3781,
            dclk_6 => Net_3781_local,
            aclk_glb_ff_1 => \ClockBlock.aclk_glb_ff_1__sig\,
            dclk_glb_ff_0 => \ClockBlock.dclk_glb_ff_0__sig\,
            dclk_glb_ff_6 => \ClockBlock.dclk_glb_ff_6__sig\);

    FlowSensorSig:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    FlowSensorSig(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "FlowSensorSig",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => FlowSensorSig(0)__PA,
            oe => open,
            fb => Net_3552,
            pad_in => FlowSensorSig(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_576,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_581,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pH:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "3a641820-357e-4ef4-a364-bc77eeec9c61",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pH(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pH",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => pH(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pHUpEcho:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8ae33fbe-d05d-4a6d-8c13-1df988193343",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pHUpEcho(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pHUpEcho",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pHUpEcho(0)__PA,
            oe => open,
            fb => Net_2908,
            pad_in => pHUpEcho(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    WaterEcho:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "9fed8531-b1d5-464b-9bf0-b3d733ec5766",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    WaterEcho(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "WaterEcho",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => WaterEcho(0)__PA,
            oe => open,
            fb => Net_2909,
            pad_in => WaterEcho(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pHUpTrig:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5353893c-cc68-42be-af72-898688c538a0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pHUpTrig(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pHUpTrig",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pHUpTrig(0)__PA,
            oe => open,
            pin_input => Net_2892,
            pad_out => pHUpTrig(0)_PAD,
            pad_in => pHUpTrig(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pHDownTrig:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7081a449-5876-4437-a055-ced157b3fac6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pHDownTrig(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pHDownTrig",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pHDownTrig(0)__PA,
            oe => open,
            pin_input => Net_3581,
            pad_out => pHDownTrig(0)_PAD,
            pad_in => pHDownTrig(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    NutsTrig:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2885c429-5932-4155-917a-0938783b4618",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    NutsTrig(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "NutsTrig",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => NutsTrig(0)__PA,
            oe => open,
            pin_input => Net_3582,
            pad_out => NutsTrig(0)_PAD,
            pad_in => NutsTrig(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    WaterTrig:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fab91bcc-aff1-402c-9737-4ce088bf4033",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    WaterTrig(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "WaterTrig",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => WaterTrig(0)__PA,
            oe => open,
            pin_input => Net_2894,
            pad_out => WaterTrig(0)_PAD,
            pad_in => WaterTrig(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pHDownEcho:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "01fb91db-638e-46d7-b242-0bf842db35a2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pHDownEcho(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pHDownEcho",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pHDownEcho(0)__PA,
            oe => open,
            fb => Net_3577,
            pad_in => pHDownEcho(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    NutsEcho:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "2bb17829-8184-440f-9152-d2c60af368b5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    NutsEcho(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "NutsEcho",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => NutsEcho(0)__PA,
            oe => open,
            fb => Net_3578,
            pad_in => NutsEcho(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DataComTxInv:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DataComTxInv(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DataComTxInv",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DataComTxInv(0)__PA,
            oe => open,
            pin_input => Net_3458,
            pad_out => DataComTxInv(0)_PAD,
            pad_in => DataComTxInv(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    WaterResEcho:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "26213394-b743-44f7-bff7-154d81f1e2c9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    WaterResEcho(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "WaterResEcho",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => WaterResEcho(0)__PA,
            oe => open,
            fb => Net_3591,
            pad_in => WaterResEcho(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    WaterResTrig:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cb1c3c8b-d517-4f86-baf3-924b3afbd2cf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    WaterResTrig(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "WaterResTrig",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => WaterResTrig(0)__PA,
            oe => open,
            pin_input => Net_3587,
            pad_out => WaterResTrig(0)_PAD,
            pad_in => WaterResTrig(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ECSenseRx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "9b2b51d0-5b81-426f-8ab7-513b4a491465",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ECSenseRx(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ECSenseRx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ECSenseRx(0)__PA,
            oe => open,
            fb => Net_3747,
            pad_in => ECSenseRx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ECSenseRxInv:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "098d52a1-cd33-4d20-b813-657f6fdc6b03",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ECSenseRxInv(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ECSenseRxInv",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ECSenseRxInv(0)__PA,
            oe => open,
            pin_input => Net_3757,
            pad_out => ECSenseRxInv(0)_PAD,
            pad_in => ECSenseRxInv(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ECControl:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "631a298c-944b-479b-9203-701b96bf004a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ECControl(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ECControl",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ECControl(0)__PA,
            oe => open,
            pin_input => Net_3761,
            pad_out => ECControl(0)_PAD,
            pad_in => ECControl(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_576:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_576,
            main_0 => \UART:BUART:txn\);

    \UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:counter_load_not\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_0\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_2\,
            main_0 => \UART:BUART:tx_fifo_notfull\);

    \UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_counter_load\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_postpoll\,
            main_0 => Net_581,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0);

    \UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_4\,
            main_0 => \UART:BUART:rx_load_fifo\,
            main_1 => \UART:BUART:rx_fifofull\);

    \UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_5\,
            main_0 => \UART:BUART:rx_fifonotempty\,
            main_1 => \UART:BUART:rx_state_stop1_reg\);

    \pHSampleTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \pHSampleTimer:TimerUDB:status_tc\,
            main_0 => \pHSampleTimer:TimerUDB:run_mode\,
            main_1 => \pHSampleTimer:TimerUDB:per_zero\);

    \PingSensorEchoTimer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * main_3 * main_8 * main_9) + (!main_1 * !main_2 * !main_3 * !main_4 * main_8 * main_9) + (main_1 * main_2 * main_8 * main_9) + (main_1 * main_3 * main_8 * main_9) + (main_1 * !main_7 * main_8 * main_9) + (main_2 * !main_3 * !main_5 * main_8 * main_9) + (main_2 * main_3 * !main_6 * main_8 * main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PingSensorEchoTimer:TimerUDB:capt_fifo_load\,
            main_0 => Net_2908,
            main_1 => Net_2980_2,
            main_2 => Net_2980_1,
            main_3 => Net_2980_0,
            main_4 => Net_2909,
            main_5 => Net_3577,
            main_6 => Net_3578,
            main_7 => Net_3591,
            main_8 => \PingSensorEchoTimer:TimerUDB:capture_last\,
            main_9 => \PingSensorEchoTimer:TimerUDB:timer_enable\);

    \PingSensorEchoTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PingSensorEchoTimer:TimerUDB:status_tc\,
            main_0 => \PingSensorEchoTimer:TimerUDB:run_mode\,
            main_1 => \PingSensorEchoTimer:TimerUDB:per_zero\);

    Net_2894:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2894,
            main_0 => Net_2980_2,
            main_1 => Net_2980_1,
            main_2 => Net_2980_0,
            main_3 => Net_3294);

    Net_2892:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2892,
            main_0 => Net_2980_2,
            main_1 => Net_2980_1,
            main_2 => Net_2980_0,
            main_3 => Net_3294);

    Net_3581:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3581,
            main_0 => Net_2980_2,
            main_1 => Net_2980_1,
            main_2 => Net_2980_0,
            main_3 => Net_3294);

    Net_3582:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3582,
            main_0 => Net_2980_2,
            main_1 => Net_2980_1,
            main_2 => Net_2980_0,
            main_3 => Net_3294);

    Net_3587:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3587,
            main_0 => Net_2980_2,
            main_1 => Net_2980_1,
            main_2 => Net_2980_0,
            main_3 => Net_3294);

    \PingSensorSampleTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PingSensorSampleTimer:TimerUDB:status_tc\,
            main_0 => \PingSensorSampleTimer:TimerUDB:run_mode\,
            main_1 => \PingSensorSampleTimer:TimerUDB:per_zero\);

    \SensorComTxUART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SensorComTxUART:BUART:counter_load_not\,
            main_0 => \SensorComTxUART:BUART:tx_state_1\,
            main_1 => \SensorComTxUART:BUART:tx_state_0\,
            main_2 => \SensorComTxUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \SensorComTxUART:BUART:tx_state_2\);

    \SensorComTxUART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SensorComTxUART:BUART:tx_status_0\,
            main_0 => \SensorComTxUART:BUART:tx_state_1\,
            main_1 => \SensorComTxUART:BUART:tx_state_0\,
            main_2 => \SensorComTxUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \SensorComTxUART:BUART:tx_fifo_empty\,
            main_4 => \SensorComTxUART:BUART:tx_state_2\);

    \SensorComTxUART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SensorComTxUART:BUART:tx_status_2\,
            main_0 => \SensorComTxUART:BUART:tx_fifo_notfull\);

    \SensorDataComTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SensorDataComTimer:TimerUDB:status_tc\,
            main_0 => \SensorDataComTimer:TimerUDB:run_mode\,
            main_1 => \SensorDataComTimer:TimerUDB:per_zero\);

    \FreeRunningTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FreeRunningTimer:TimerUDB:status_tc\,
            main_0 => \FreeRunningTimer:TimerUDB:control_7\,
            main_1 => \FreeRunningTimer:TimerUDB:per_zero\);

    \FlowSenseTimeOutTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FlowSenseTimeOutTimer:TimerUDB:status_tc\,
            main_0 => \FlowSenseTimeOutTimer:TimerUDB:run_mode\,
            main_1 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\);

    \ECSenseUART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_counter_load\,
            main_0 => \ECSenseUART:BUART:rx_state_1\,
            main_1 => \ECSenseUART:BUART:rx_state_0\,
            main_2 => \ECSenseUART:BUART:rx_state_3\,
            main_3 => \ECSenseUART:BUART:rx_state_2\);

    \ECSenseUART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_postpoll\,
            main_0 => \ECSenseUART:BUART:pollcount_1\,
            main_1 => \ECSenseUART:BUART:pollcount_0\,
            main_2 => Net_3747);

    \ECSenseUART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_status_4\,
            main_0 => \ECSenseUART:BUART:rx_load_fifo\,
            main_1 => \ECSenseUART:BUART:rx_fifofull\);

    \ECSenseUART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_status_5\,
            main_0 => \ECSenseUART:BUART:rx_fifonotempty\,
            main_1 => \ECSenseUART:BUART:rx_state_stop1_reg\);

    Net_3757:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3757,
            main_0 => Net_3747);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_state_1\,
            cs_addr_1 => \UART:BUART:tx_state_0\,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    \UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_0 => \UART:BUART:counter_load_not\,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART:BUART:tx_fifo_notfull\,
            status_2 => \UART:BUART:tx_status_2\,
            status_1 => \UART:BUART:tx_fifo_empty\,
            status_0 => \UART:BUART:tx_status_0\);

    \UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART:BUART:rx_state_0\,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\,
            route_si => \UART:BUART:rx_postpoll\,
            f0_load => \UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART:Net_9\,
            reset => open,
            load => \UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \UART:BUART:rx_count_2\,
            count_1 => \UART:BUART:rx_count_1\,
            count_0 => \UART:BUART:rx_count_0\,
            tc => \UART:BUART:rx_count7_tc\);

    \UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => \UART:BUART:rx_status_5\,
            status_4 => \UART:BUART:rx_status_4\,
            status_3 => \UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_583);

    \pHADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2543,
            clock => ClockBlock_BUS_CLK);

    \pHADC:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_1__sig\,
            pump_clock => \ClockBlock.aclk_glb_ff_1__sig\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \pHADC:Net_252\,
            next => Net_2546,
            data_out_udb_11 => \pHADC:Net_207_11\,
            data_out_udb_10 => \pHADC:Net_207_10\,
            data_out_udb_9 => \pHADC:Net_207_9\,
            data_out_udb_8 => \pHADC:Net_207_8\,
            data_out_udb_7 => \pHADC:Net_207_7\,
            data_out_udb_6 => \pHADC:Net_207_6\,
            data_out_udb_5 => \pHADC:Net_207_5\,
            data_out_udb_4 => \pHADC:Net_207_4\,
            data_out_udb_3 => \pHADC:Net_207_3\,
            data_out_udb_2 => \pHADC:Net_207_2\,
            data_out_udb_1 => \pHADC:Net_207_1\,
            data_out_udb_0 => \pHADC:Net_207_0\,
            eof_udb => Net_2543);

    \pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \pHSampleTimer:TimerUDB:control_7\,
            control_6 => \pHSampleTimer:TimerUDB:control_6\,
            control_5 => \pHSampleTimer:TimerUDB:control_5\,
            control_4 => \pHSampleTimer:TimerUDB:control_4\,
            control_3 => \pHSampleTimer:TimerUDB:control_3\,
            control_2 => \pHSampleTimer:TimerUDB:control_2\,
            control_1 => \pHSampleTimer:TimerUDB:control_1\,
            control_0 => \pHSampleTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \pHSampleTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2034,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \pHSampleTimer:TimerUDB:status_3\,
            status_2 => \pHSampleTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \pHSampleTimer:TimerUDB:status_tc\);

    \pHSampleTimer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2034,
            cs_addr_1 => \pHSampleTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \pHSampleTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \pHSampleTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \pHSampleTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \pHSampleTimer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2034,
            cs_addr_1 => \pHSampleTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \pHSampleTimer:TimerUDB:per_zero\,
            z0_comb => \pHSampleTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \pHSampleTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \pHSampleTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \pHSampleTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \pHSampleTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \pHSampleTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    pHSampleTimerISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2034,
            clock => ClockBlock_BUS_CLK);

    \PingSensorTrigCounter:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => Net_2828,
            tc => Net_3061,
            cmp => \PingSensorTrigCounter:Net_47\,
            irq => \PingSensorTrigCounter:Net_42\);

    PingSensorTrigISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3061,
            clock => ClockBlock_BUS_CLK);

    \PingSensorControl:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000001",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3467,
            control_7 => \PingSensorControl:control_7\,
            control_6 => \PingSensorControl:control_6\,
            control_5 => \PingSensorControl:control_5\,
            control_4 => \PingSensorControl:control_4\,
            control_3 => \PingSensorControl:control_3\,
            control_2 => \PingSensorControl:control_2\,
            control_1 => \PingSensorControl:control_1\,
            control_0 => Net_2828,
            busclk => ClockBlock_BUS_CLK);

    \PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3467,
            control_7 => \PingSensorEchoTimer:TimerUDB:control_7\,
            control_6 => \PingSensorEchoTimer:TimerUDB:control_6\,
            control_5 => \PingSensorEchoTimer:TimerUDB:control_5\,
            control_4 => \PingSensorEchoTimer:TimerUDB:control_4\,
            control_3 => \PingSensorEchoTimer:TimerUDB:control_3\,
            control_2 => \PingSensorEchoTimer:TimerUDB:control_2\,
            control_1 => \PingSensorEchoTimer:TimerUDB:control_1\,
            control_0 => \PingSensorEchoTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PingSensorEchoTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2828,
            clock => Net_3467,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PingSensorEchoTimer:TimerUDB:status_3\,
            status_2 => \PingSensorEchoTimer:TimerUDB:status_2\,
            status_1 => \PingSensorEchoTimer:TimerUDB:capt_fifo_load\,
            status_0 => \PingSensorEchoTimer:TimerUDB:status_tc\);

    \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3467,
            cs_addr_2 => Net_2828,
            cs_addr_1 => \PingSensorEchoTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \PingSensorEchoTimer:TimerUDB:per_zero\,
            f0_load => \PingSensorEchoTimer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3467,
            cs_addr_2 => Net_2828,
            cs_addr_1 => \PingSensorEchoTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \PingSensorEchoTimer:TimerUDB:per_zero\,
            f0_load => \PingSensorEchoTimer:TimerUDB:capt_fifo_load\,
            z0_comb => \PingSensorEchoTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \PingSensorEchoTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \PingSensorEchoTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    PingSensorEchoISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2878,
            clock => ClockBlock_BUS_CLK);

    \LevelSelect:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \LevelSelect:control_7\,
            control_6 => \LevelSelect:control_6\,
            control_5 => \LevelSelect:control_5\,
            control_4 => \LevelSelect:control_4\,
            control_3 => \LevelSelect:control_3\,
            control_2 => Net_2980_2,
            control_1 => Net_2980_1,
            control_0 => Net_2980_0,
            busclk => ClockBlock_BUS_CLK);

    \PingSensorTrigControl:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \PingSensorTrigControl:control_7\,
            control_6 => \PingSensorTrigControl:control_6\,
            control_5 => \PingSensorTrigControl:control_5\,
            control_4 => \PingSensorTrigControl:control_4\,
            control_3 => \PingSensorTrigControl:control_3\,
            control_2 => \PingSensorTrigControl:control_2\,
            control_1 => \PingSensorTrigControl:control_1\,
            control_0 => Net_3294,
            busclk => ClockBlock_BUS_CLK);

    \PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3467,
            control_7 => \PingSensorSampleTimer:TimerUDB:control_7\,
            control_6 => \PingSensorSampleTimer:TimerUDB:control_6\,
            control_5 => \PingSensorSampleTimer:TimerUDB:control_5\,
            control_4 => \PingSensorSampleTimer:TimerUDB:control_4\,
            control_3 => \PingSensorSampleTimer:TimerUDB:control_3\,
            control_2 => \PingSensorSampleTimer:TimerUDB:control_2\,
            control_1 => \PingSensorSampleTimer:TimerUDB:control_1\,
            control_0 => \PingSensorSampleTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PingSensorSampleTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_3202,
            clock => Net_3467,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PingSensorSampleTimer:TimerUDB:status_3\,
            status_2 => \PingSensorSampleTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \PingSensorSampleTimer:TimerUDB:status_tc\);

    \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3467,
            cs_addr_2 => Net_3202,
            cs_addr_1 => \PingSensorSampleTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \PingSensorSampleTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3467,
            cs_addr_2 => Net_3202,
            cs_addr_1 => \PingSensorSampleTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \PingSensorSampleTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3467,
            cs_addr_2 => Net_3202,
            cs_addr_1 => \PingSensorSampleTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \PingSensorSampleTimer:TimerUDB:per_zero\,
            z0_comb => \PingSensorSampleTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \PingSensorSampleTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \PingSensorSampleTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \SensorComTxUART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \SensorComTxUART:Net_9\,
            cs_addr_2 => \SensorComTxUART:BUART:tx_state_1\,
            cs_addr_1 => \SensorComTxUART:BUART:tx_state_0\,
            cs_addr_0 => \SensorComTxUART:BUART:tx_bitclk_enable_pre\,
            so_comb => \SensorComTxUART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \SensorComTxUART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \SensorComTxUART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \SensorComTxUART:Net_9\,
            cs_addr_0 => \SensorComTxUART:BUART:counter_load_not\,
            ce0_reg => \SensorComTxUART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \SensorComTxUART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \SensorComTxUART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \SensorComTxUART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \SensorComTxUART:BUART:tx_fifo_notfull\,
            status_2 => \SensorComTxUART:BUART:tx_status_2\,
            status_1 => \SensorComTxUART:BUART:tx_fifo_empty\,
            status_0 => \SensorComTxUART:BUART:tx_status_0\);

    \SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            control_7 => \SensorDataComTimer:TimerUDB:control_7\,
            control_6 => \SensorDataComTimer:TimerUDB:control_6\,
            control_5 => \SensorDataComTimer:TimerUDB:control_5\,
            control_4 => \SensorDataComTimer:TimerUDB:control_4\,
            control_3 => \SensorDataComTimer:TimerUDB:control_3\,
            control_2 => \SensorDataComTimer:TimerUDB:control_2\,
            control_1 => \SensorDataComTimer:TimerUDB:control_1\,
            control_0 => \SensorDataComTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \SensorDataComTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_12,
            clock => Net_10,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \SensorDataComTimer:TimerUDB:status_3\,
            status_2 => \SensorDataComTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \SensorDataComTimer:TimerUDB:status_tc\);

    \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_2 => Net_12,
            cs_addr_1 => \SensorDataComTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \SensorDataComTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_2 => Net_12,
            cs_addr_1 => \SensorDataComTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \SensorDataComTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \SensorDataComTimer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \SensorDataComTimer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \SensorDataComTimer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_2 => Net_12,
            cs_addr_1 => \SensorDataComTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \SensorDataComTimer:TimerUDB:per_zero\,
            z0_comb => \SensorDataComTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \SensorDataComTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \SensorDataComTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \SensorDataComTimer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \SensorDataComTimer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \SensorDataComTimer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    SensorDataComISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_12,
            clock => ClockBlock_BUS_CLK);

    PingSensorSampleTimerISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3202,
            clock => ClockBlock_BUS_CLK);

    \FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3549,
            control_7 => \FreeRunningTimer:TimerUDB:control_7\,
            control_6 => \FreeRunningTimer:TimerUDB:control_6\,
            control_5 => \FreeRunningTimer:TimerUDB:control_5\,
            control_4 => \FreeRunningTimer:TimerUDB:control_4\,
            control_3 => \FreeRunningTimer:TimerUDB:control_3\,
            control_2 => \FreeRunningTimer:TimerUDB:control_2\,
            control_1 => \FreeRunningTimer:TimerUDB:control_1\,
            control_0 => \FreeRunningTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \FreeRunningTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3549,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \FreeRunningTimer:TimerUDB:status_3\,
            status_2 => \FreeRunningTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \FreeRunningTimer:TimerUDB:status_tc\);

    \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3549,
            cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\,
            cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ce0__sig\,
            cl0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.cl0__sig\,
            z0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.z0__sig\,
            ff0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ff0__sig\,
            ce1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ce1__sig\,
            cl1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.cl1__sig\,
            z1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.z1__sig\,
            ff1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ff1__sig\,
            co_msb => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.co_msb__sig\,
            sol_msb => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\,
            cfbo => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.cfbo__sig\,
            sil => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.sor__sig\,
            cmsbi => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\);

    \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3549,
            cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\,
            cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ce0__sig\,
            cl0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.cl0__sig\,
            z0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.z0__sig\,
            ff0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ff0__sig\,
            ce1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ce1__sig\,
            cl1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.cl1__sig\,
            z1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.z1__sig\,
            ff1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.ff1__sig\,
            ci => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.co_msb__sig\,
            sir => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\,
            cfbi => \FreeRunningTimer:TimerUDB:sT32:timerdp:u0.cfbo__sig\,
            sor => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.sor__sig\,
            cmsbo => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\,
            ce0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ce0__sig\,
            cl0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cl0__sig\,
            z0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.z0__sig\,
            ff0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ff0__sig\,
            ce1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ce1__sig\,
            cl1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cl1__sig\,
            z1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.z1__sig\,
            ff1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ff1__sig\,
            co_msb => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.co_msb__sig\,
            sol_msb => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\,
            cfbo => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cfbo__sig\,
            sil => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.sor__sig\,
            cmsbi => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\);

    \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3549,
            cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\,
            cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ce0__sig\,
            cl0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cl0__sig\,
            z0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.z0__sig\,
            ff0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ff0__sig\,
            ce1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ce1__sig\,
            cl1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cl1__sig\,
            z1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.z1__sig\,
            ff1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.ff1__sig\,
            ci => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.co_msb__sig\,
            sir => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\,
            cfbi => \FreeRunningTimer:TimerUDB:sT32:timerdp:u1.cfbo__sig\,
            sor => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.sor__sig\,
            cmsbo => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\,
            ce0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ce0__sig\,
            cl0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cl0__sig\,
            z0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.z0__sig\,
            ff0 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ff0__sig\,
            ce1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ce1__sig\,
            cl1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cl1__sig\,
            z1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.z1__sig\,
            ff1 => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ff1__sig\,
            co_msb => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.co_msb__sig\,
            sol_msb => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\,
            cfbo => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cfbo__sig\,
            sil => \FreeRunningTimer:TimerUDB:sT32:timerdp:u3.sor__sig\,
            cmsbi => \FreeRunningTimer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\);

    \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3549,
            cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\,
            cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\,
            z0_comb => \FreeRunningTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \FreeRunningTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \FreeRunningTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ce0__sig\,
            cl0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cl0__sig\,
            z0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.z0__sig\,
            ff0i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ff0__sig\,
            ce1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ce1__sig\,
            cl1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cl1__sig\,
            z1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.z1__sig\,
            ff1i => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.ff1__sig\,
            ci => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.co_msb__sig\,
            sir => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\,
            cfbi => \FreeRunningTimer:TimerUDB:sT32:timerdp:u2.cfbo__sig\,
            sor => \FreeRunningTimer:TimerUDB:sT32:timerdp:u3.sor__sig\,
            cmsbo => \FreeRunningTimer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\);

    FlowSenseCaptureISR:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3552,
            clock => ClockBlock_BUS_CLK);

    FlowSenseTimeOutISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3719,
            clock => ClockBlock_BUS_CLK);

    \FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3549,
            control_7 => \FlowSenseTimeOutTimer:TimerUDB:control_7\,
            control_6 => \FlowSenseTimeOutTimer:TimerUDB:control_6\,
            control_5 => \FlowSenseTimeOutTimer:TimerUDB:control_5\,
            control_4 => \FlowSenseTimeOutTimer:TimerUDB:control_4\,
            control_3 => \FlowSenseTimeOutTimer:TimerUDB:control_3\,
            control_2 => \FlowSenseTimeOutTimer:TimerUDB:control_2\,
            control_1 => \FlowSenseTimeOutTimer:TimerUDB:control_1\,
            control_0 => \FlowSenseTimeOutTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_3719,
            clock => Net_3549,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \FlowSenseTimeOutTimer:TimerUDB:status_3\,
            status_2 => \FlowSenseTimeOutTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \FlowSenseTimeOutTimer:TimerUDB:status_tc\);

    \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3549,
            cs_addr_2 => Net_3719,
            cs_addr_1 => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3549,
            cs_addr_2 => Net_3719,
            cs_addr_1 => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3549,
            cs_addr_2 => Net_3719,
            cs_addr_1 => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\,
            z0_comb => \FlowSenseTimeOutTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \FlowSenseTimeOutTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \FlowSenseTimeOutTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    isr_rx:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_583,
            clock => ClockBlock_BUS_CLK);

    ECSenseDataRxISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3740,
            clock => ClockBlock_BUS_CLK);

    \ECSenseUART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \ECSenseUART:Net_9\,
            cs_addr_2 => \ECSenseUART:BUART:rx_state_1\,
            cs_addr_1 => \ECSenseUART:BUART:rx_state_0\,
            cs_addr_0 => \ECSenseUART:BUART:rx_bitclk_enable\,
            route_si => \ECSenseUART:BUART:rx_postpoll\,
            f0_load => \ECSenseUART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \ECSenseUART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \ECSenseUART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \ECSenseUART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ECSenseUART:Net_9\,
            reset => open,
            load => \ECSenseUART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \ECSenseUART:BUART:rx_count_6\,
            count_5 => \ECSenseUART:BUART:rx_count_5\,
            count_4 => \ECSenseUART:BUART:rx_count_4\,
            count_3 => \ECSenseUART:BUART:rx_count_3\,
            count_2 => \ECSenseUART:BUART:rx_count_2\,
            count_1 => \ECSenseUART:BUART:rx_count_1\,
            count_0 => \ECSenseUART:BUART:rx_count_0\,
            tc => \ECSenseUART:BUART:rx_count7_tc\);

    \ECSenseUART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \ECSenseUART:Net_9\,
            status_6 => open,
            status_5 => \ECSenseUART:BUART:rx_status_5\,
            status_4 => \ECSenseUART:BUART:rx_status_4\,
            status_3 => \ECSenseUART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_3740);

    \ECSenseControlReg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clken_mode => 1)
        PORT MAP(
            control_7 => \ECSenseControlReg:control_7\,
            control_6 => \ECSenseControlReg:control_6\,
            control_5 => \ECSenseControlReg:control_5\,
            control_4 => \ECSenseControlReg:control_4\,
            control_3 => \ECSenseControlReg:control_3\,
            control_2 => \ECSenseControlReg:control_2\,
            control_1 => \ECSenseControlReg:control_1\,
            control_0 => Net_3761,
            busclk => ClockBlock_BUS_CLK);

    \SenseSwitchTimer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_6__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => Net_3870,
            tc => Net_3870,
            cmp => \SenseSwitchTimer:Net_261\,
            irq => Net_3865);

    SenseSwitchTimerISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3865,
            clock => ClockBlock_BUS_CLK);

    \UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:txn\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_0\,
            main_3 => \UART:BUART:tx_shift_out\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_counter_dp\,
            main_6 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_bitclk\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART:Net_9\);

    \UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => Net_581,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0,
            main_8 => MODIN4_6,
            main_9 => MODIN4_5,
            main_10 => MODIN4_4);

    \UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_load_fifo\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => Net_581,
            main_6 => \UART:BUART:rx_last\,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4);

    \UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_bitclk_enable\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:rx_count_0\);

    \UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_stop1_reg\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => Net_581,
            main_3 => MODIN1_1,
            main_4 => MODIN1_0);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => Net_581,
            main_3 => MODIN1_0);

    \UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => Net_581,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0);

    \UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_last\,
            clock_0 => \UART:Net_9\,
            main_0 => Net_581);

    \pHSampleTimer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \pHSampleTimer:TimerUDB:run_mode\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \pHSampleTimer:TimerUDB:control_7\);

    Net_2034:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2034,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \pHSampleTimer:TimerUDB:run_mode\,
            main_1 => \pHSampleTimer:TimerUDB:per_zero\);

    \pHSampleTimer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_5) + (!main_0 * main_1 * !main_3 * !main_5) + (!main_0 * main_1 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \pHSampleTimer:TimerUDB:timer_enable\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2034,
            main_1 => \pHSampleTimer:TimerUDB:control_7\,
            main_2 => \pHSampleTimer:TimerUDB:timer_enable\,
            main_3 => \pHSampleTimer:TimerUDB:run_mode\,
            main_4 => \pHSampleTimer:TimerUDB:per_zero\,
            main_5 => \pHSampleTimer:TimerUDB:trig_disable\);

    \pHSampleTimer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \pHSampleTimer:TimerUDB:trig_disable\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2034,
            main_1 => \pHSampleTimer:TimerUDB:timer_enable\,
            main_2 => \pHSampleTimer:TimerUDB:run_mode\,
            main_3 => \pHSampleTimer:TimerUDB:per_zero\,
            main_4 => \pHSampleTimer:TimerUDB:trig_disable\);

    \PingSensorEchoTimer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3) + (!main_1 * !main_2 * !main_3 * main_4) + (!main_1 * main_2 * !main_3 * main_5) + (!main_1 * main_2 * main_3 * main_6) + (main_1 * !main_2 * !main_3 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PingSensorEchoTimer:TimerUDB:capture_last\,
            clock_0 => Net_3467,
            main_0 => Net_2908,
            main_1 => Net_2980_2,
            main_2 => Net_2980_1,
            main_3 => Net_2980_0,
            main_4 => Net_2909,
            main_5 => Net_3577,
            main_6 => Net_3578,
            main_7 => Net_3591);

    \PingSensorEchoTimer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_8) + (!main_1 * !main_2 * !main_3 * main_4 * main_8) + (!main_1 * main_2 * !main_3 * main_5 * main_8) + (!main_1 * main_2 * main_3 * main_6 * main_8) + (main_1 * !main_2 * !main_3 * main_7 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PingSensorEchoTimer:TimerUDB:run_mode\,
            clock_0 => Net_3467,
            main_0 => Net_2908,
            main_1 => Net_2980_2,
            main_2 => Net_2980_1,
            main_3 => Net_2980_0,
            main_4 => Net_2909,
            main_5 => Net_3577,
            main_6 => Net_3578,
            main_7 => Net_3591,
            main_8 => \PingSensorEchoTimer:TimerUDB:control_7\);

    Net_2878:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * main_3 * main_8 * main_9) + (!main_1 * !main_2 * !main_3 * !main_4 * main_8 * main_9) + (main_1 * main_2 * main_8 * main_9) + (main_1 * main_3 * main_8 * main_9) + (main_1 * !main_7 * main_8 * main_9) + (main_2 * !main_3 * !main_5 * main_8 * main_9) + (main_2 * main_3 * !main_6 * main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2878,
            clock_0 => Net_3467,
            main_0 => Net_2908,
            main_1 => Net_2980_2,
            main_2 => Net_2980_1,
            main_3 => Net_2980_0,
            main_4 => Net_2909,
            main_5 => Net_3577,
            main_6 => Net_3578,
            main_7 => Net_3591,
            main_8 => \PingSensorEchoTimer:TimerUDB:capture_last\,
            main_9 => \PingSensorEchoTimer:TimerUDB:timer_enable\);

    \PingSensorEchoTimer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * !main_4) + (!main_0 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PingSensorEchoTimer:TimerUDB:timer_enable\,
            clock_0 => Net_3467,
            main_0 => Net_2828,
            main_1 => Net_2980_2,
            main_2 => Net_2980_1,
            main_3 => \PingSensorEchoTimer:TimerUDB:control_7\,
            main_4 => \PingSensorEchoTimer:TimerUDB:timer_enable_split\);

    \PingSensorEchoTimer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PingSensorEchoTimer:TimerUDB:trig_disable\,
            clock_0 => Net_3467,
            main_0 => Net_2828,
            main_1 => \PingSensorEchoTimer:TimerUDB:timer_enable\,
            main_2 => \PingSensorEchoTimer:TimerUDB:run_mode\,
            main_3 => \PingSensorEchoTimer:TimerUDB:per_zero\,
            main_4 => \PingSensorEchoTimer:TimerUDB:trig_disable\);

    \PingSensorSampleTimer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PingSensorSampleTimer:TimerUDB:run_mode\,
            clock_0 => Net_3467,
            main_0 => \PingSensorSampleTimer:TimerUDB:control_7\);

    Net_3202:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3202,
            clock_0 => Net_3467,
            main_0 => \PingSensorSampleTimer:TimerUDB:run_mode\,
            main_1 => \PingSensorSampleTimer:TimerUDB:per_zero\);

    \PingSensorSampleTimer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_5) + (!main_0 * main_1 * !main_3 * !main_5) + (!main_0 * main_1 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PingSensorSampleTimer:TimerUDB:timer_enable\,
            clock_0 => Net_3467,
            main_0 => Net_3202,
            main_1 => \PingSensorSampleTimer:TimerUDB:control_7\,
            main_2 => \PingSensorSampleTimer:TimerUDB:timer_enable\,
            main_3 => \PingSensorSampleTimer:TimerUDB:run_mode\,
            main_4 => \PingSensorSampleTimer:TimerUDB:per_zero\,
            main_5 => \PingSensorSampleTimer:TimerUDB:trig_disable\);

    \PingSensorSampleTimer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PingSensorSampleTimer:TimerUDB:trig_disable\,
            clock_0 => Net_3467,
            main_0 => Net_3202,
            main_1 => \PingSensorSampleTimer:TimerUDB:timer_enable\,
            main_2 => \PingSensorSampleTimer:TimerUDB:run_mode\,
            main_3 => \PingSensorSampleTimer:TimerUDB:per_zero\,
            main_4 => \PingSensorSampleTimer:TimerUDB:trig_disable\);

    Net_3458:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * main_1 * !main_3 * !main_5) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_0 * !main_5 * main_6) + (main_3 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3458,
            clock_0 => \SensorComTxUART:Net_9\,
            main_0 => \SensorComTxUART:BUART:tx_state_1\,
            main_1 => \SensorComTxUART:BUART:tx_state_0\,
            main_2 => \SensorComTxUART:BUART:tx_shift_out\,
            main_3 => \SensorComTxUART:BUART:tx_state_2\,
            main_4 => \SensorComTxUART:BUART:tx_counter_dp\,
            main_5 => \SensorComTxUART:BUART:tx_bitclk\,
            main_6 => Net_3458);

    \SensorComTxUART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SensorComTxUART:BUART:tx_state_1\,
            clock_0 => \SensorComTxUART:Net_9\,
            main_0 => \SensorComTxUART:BUART:tx_state_1\,
            main_1 => \SensorComTxUART:BUART:tx_state_0\,
            main_2 => \SensorComTxUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \SensorComTxUART:BUART:tx_state_2\,
            main_4 => \SensorComTxUART:BUART:tx_counter_dp\,
            main_5 => \SensorComTxUART:BUART:tx_bitclk\);

    \SensorComTxUART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SensorComTxUART:BUART:tx_state_0\,
            clock_0 => \SensorComTxUART:Net_9\,
            main_0 => \SensorComTxUART:BUART:tx_state_1\,
            main_1 => \SensorComTxUART:BUART:tx_state_0\,
            main_2 => \SensorComTxUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \SensorComTxUART:BUART:tx_fifo_empty\,
            main_4 => \SensorComTxUART:BUART:tx_state_2\,
            main_5 => \SensorComTxUART:BUART:tx_bitclk\);

    \SensorComTxUART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SensorComTxUART:BUART:tx_state_2\,
            clock_0 => \SensorComTxUART:Net_9\,
            main_0 => \SensorComTxUART:BUART:tx_state_1\,
            main_1 => \SensorComTxUART:BUART:tx_state_0\,
            main_2 => \SensorComTxUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \SensorComTxUART:BUART:tx_state_2\,
            main_4 => \SensorComTxUART:BUART:tx_counter_dp\,
            main_5 => \SensorComTxUART:BUART:tx_bitclk\);

    \SensorComTxUART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SensorComTxUART:BUART:tx_bitclk\,
            clock_0 => \SensorComTxUART:Net_9\,
            main_0 => \SensorComTxUART:BUART:tx_state_1\,
            main_1 => \SensorComTxUART:BUART:tx_state_0\,
            main_2 => \SensorComTxUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \SensorComTxUART:BUART:tx_state_2\);

    \SensorDataComTimer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SensorDataComTimer:TimerUDB:run_mode\,
            clock_0 => Net_10,
            main_0 => \SensorDataComTimer:TimerUDB:control_7\);

    Net_12:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12,
            clock_0 => Net_10,
            main_0 => \SensorDataComTimer:TimerUDB:run_mode\,
            main_1 => \SensorDataComTimer:TimerUDB:per_zero\);

    \SensorDataComTimer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_5) + (!main_0 * main_1 * !main_3 * !main_5) + (!main_0 * main_1 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SensorDataComTimer:TimerUDB:timer_enable\,
            clock_0 => Net_10,
            main_0 => Net_12,
            main_1 => \SensorDataComTimer:TimerUDB:control_7\,
            main_2 => \SensorDataComTimer:TimerUDB:timer_enable\,
            main_3 => \SensorDataComTimer:TimerUDB:run_mode\,
            main_4 => \SensorDataComTimer:TimerUDB:per_zero\,
            main_5 => \SensorDataComTimer:TimerUDB:trig_disable\);

    \SensorDataComTimer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SensorDataComTimer:TimerUDB:trig_disable\,
            clock_0 => Net_10,
            main_0 => Net_12,
            main_1 => \SensorDataComTimer:TimerUDB:timer_enable\,
            main_2 => \SensorDataComTimer:TimerUDB:run_mode\,
            main_3 => \SensorDataComTimer:TimerUDB:per_zero\,
            main_4 => \SensorDataComTimer:TimerUDB:trig_disable\);

    \FlowSenseTimeOutTimer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FlowSenseTimeOutTimer:TimerUDB:run_mode\,
            clock_0 => Net_3549,
            main_0 => \FlowSenseTimeOutTimer:TimerUDB:control_7\);

    Net_3719:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3719,
            clock_0 => Net_3549,
            main_0 => \FlowSenseTimeOutTimer:TimerUDB:run_mode\,
            main_1 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\);

    \FlowSenseTimeOutTimer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_5) + (!main_0 * main_1 * !main_3 * !main_5) + (!main_0 * main_1 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\,
            clock_0 => Net_3549,
            main_0 => Net_3719,
            main_1 => \FlowSenseTimeOutTimer:TimerUDB:control_7\,
            main_2 => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\,
            main_3 => \FlowSenseTimeOutTimer:TimerUDB:run_mode\,
            main_4 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\,
            main_5 => \FlowSenseTimeOutTimer:TimerUDB:trig_disable\);

    \FlowSenseTimeOutTimer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FlowSenseTimeOutTimer:TimerUDB:trig_disable\,
            clock_0 => Net_3549,
            main_0 => Net_3719,
            main_1 => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\,
            main_2 => \FlowSenseTimeOutTimer:TimerUDB:run_mode\,
            main_3 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\,
            main_4 => \FlowSenseTimeOutTimer:TimerUDB:trig_disable\);

    \ECSenseUART:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_state_1\,
            clock_0 => \ECSenseUART:Net_9\);

    \ECSenseUART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_state_0\,
            clock_0 => \ECSenseUART:Net_9\,
            main_0 => \ECSenseUART:BUART:rx_state_1\,
            main_1 => \ECSenseUART:BUART:rx_state_0\,
            main_2 => \ECSenseUART:BUART:rx_bitclk_enable\,
            main_3 => \ECSenseUART:BUART:rx_state_3\,
            main_4 => \ECSenseUART:BUART:rx_state_2\,
            main_5 => \ECSenseUART:BUART:rx_count_6\,
            main_6 => \ECSenseUART:BUART:rx_count_5\,
            main_7 => \ECSenseUART:BUART:rx_count_4\,
            main_8 => \ECSenseUART:BUART:pollcount_1\,
            main_9 => \ECSenseUART:BUART:pollcount_0\,
            main_10 => Net_3747);

    \ECSenseUART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_load_fifo\,
            clock_0 => \ECSenseUART:Net_9\,
            main_0 => \ECSenseUART:BUART:rx_state_1\,
            main_1 => \ECSenseUART:BUART:rx_state_0\,
            main_2 => \ECSenseUART:BUART:rx_bitclk_enable\,
            main_3 => \ECSenseUART:BUART:rx_state_3\,
            main_4 => \ECSenseUART:BUART:rx_state_2\,
            main_5 => \ECSenseUART:BUART:rx_count_6\,
            main_6 => \ECSenseUART:BUART:rx_count_5\,
            main_7 => \ECSenseUART:BUART:rx_count_4\);

    \ECSenseUART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_state_3\,
            clock_0 => \ECSenseUART:Net_9\,
            main_0 => \ECSenseUART:BUART:rx_state_1\,
            main_1 => \ECSenseUART:BUART:rx_state_0\,
            main_2 => \ECSenseUART:BUART:rx_bitclk_enable\,
            main_3 => \ECSenseUART:BUART:rx_state_3\,
            main_4 => \ECSenseUART:BUART:rx_state_2\,
            main_5 => \ECSenseUART:BUART:rx_count_6\,
            main_6 => \ECSenseUART:BUART:rx_count_5\,
            main_7 => \ECSenseUART:BUART:rx_count_4\);

    \ECSenseUART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_state_2\,
            clock_0 => \ECSenseUART:Net_9\,
            main_0 => \ECSenseUART:BUART:rx_state_1\,
            main_1 => \ECSenseUART:BUART:rx_state_0\,
            main_2 => \ECSenseUART:BUART:rx_bitclk_enable\,
            main_3 => \ECSenseUART:BUART:rx_state_3\,
            main_4 => \ECSenseUART:BUART:rx_state_2\,
            main_5 => \ECSenseUART:BUART:rx_count_6\,
            main_6 => \ECSenseUART:BUART:rx_count_5\,
            main_7 => \ECSenseUART:BUART:rx_count_4\,
            main_8 => \ECSenseUART:BUART:rx_last\,
            main_9 => Net_3747);

    \ECSenseUART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_bitclk_enable\,
            clock_0 => \ECSenseUART:Net_9\,
            main_0 => \ECSenseUART:BUART:rx_count_2\,
            main_1 => \ECSenseUART:BUART:rx_count_1\,
            main_2 => \ECSenseUART:BUART:rx_count_0\);

    \ECSenseUART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_state_stop1_reg\,
            clock_0 => \ECSenseUART:Net_9\,
            main_0 => \ECSenseUART:BUART:rx_state_1\,
            main_1 => \ECSenseUART:BUART:rx_state_0\,
            main_2 => \ECSenseUART:BUART:rx_state_3\,
            main_3 => \ECSenseUART:BUART:rx_state_2\);

    \ECSenseUART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:pollcount_1\,
            clock_0 => \ECSenseUART:Net_9\,
            main_0 => \ECSenseUART:BUART:rx_count_2\,
            main_1 => \ECSenseUART:BUART:rx_count_1\,
            main_2 => \ECSenseUART:BUART:pollcount_1\,
            main_3 => \ECSenseUART:BUART:pollcount_0\,
            main_4 => Net_3747);

    \ECSenseUART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:pollcount_0\,
            clock_0 => \ECSenseUART:Net_9\,
            main_0 => \ECSenseUART:BUART:rx_count_2\,
            main_1 => \ECSenseUART:BUART:rx_count_1\,
            main_2 => \ECSenseUART:BUART:pollcount_0\,
            main_3 => Net_3747);

    \ECSenseUART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_status_3\,
            clock_0 => \ECSenseUART:Net_9\,
            main_0 => \ECSenseUART:BUART:rx_state_1\,
            main_1 => \ECSenseUART:BUART:rx_state_0\,
            main_2 => \ECSenseUART:BUART:rx_bitclk_enable\,
            main_3 => \ECSenseUART:BUART:rx_state_3\,
            main_4 => \ECSenseUART:BUART:rx_state_2\,
            main_5 => \ECSenseUART:BUART:pollcount_1\,
            main_6 => \ECSenseUART:BUART:pollcount_0\,
            main_7 => Net_3747);

    \ECSenseUART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ECSenseUART:BUART:rx_last\,
            clock_0 => \ECSenseUART:Net_9\,
            main_0 => Net_3747);

END __DEFAULT__;
