{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671801830962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671801830963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 16:23:50 2022 " "Processing started: Fri Dec 23 16:23:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671801830963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671801830963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671801830963 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671801831426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SUB " "Found entity 1: _32bit_SUB" {  } { { "_32bit_SUB.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_XOR " "Found entity 1: _32bit_XOR" {  } { { "_32bit_XOR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_ADD " "Found entity 1: _32bit_ADD" {  } { { "_32bit_ADD.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_REG " "Found entity 1: _32bit_REG" {  } { { "_32bit_REG.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_OR " "Found entity 1: _32bit_OR" {  } { { "_32bit_OR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SLT " "Found entity 1: _32bit_SLT" {  } { { "_32bit_SLT.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_2x1MUX " "Found entity 1: _32bit_2x1MUX" {  } { { "_32bit_2x1MUX.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV " "Found entity 1: _32bit_DIV" {  } { { "_32bit_DIV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datpath.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_datpath " "Found entity 1: DIV_datpath" {  } { { "DIV_datpath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_control " "Found entity 1: DIV_control" {  } { { "DIV_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV_testbench " "Found entity 1: _32bit_DIV_testbench" {  } { { "_32bit_DIV_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.v 1 1 " "Found 1 design units, including 1 entities, in source file div_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_test " "Found entity 1: DIV_test" {  } { { "DIV_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_7seg " "Found entity 1: decimal_to_7seg" {  } { { "decimal_to_7seg.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_test " "Found entity 1: decToSeg_test" {  } { { "decToSeg_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_testbench " "Found entity 1: decToSeg_testbench" {  } { { "decToSeg_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1.v 1 1 " "Found 1 design units, including 1 entities, in source file path1.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1 " "Found entity 1: path1" {  } { { "path1.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file path1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1_testbench " "Found entity 1: path1_testbench" {  } { { "path1_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_control.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_control " "Found entity 1: delay_control" {  } { { "delay_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_datapath " "Found entity 1: delay_datapath" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_testbench " "Found entity 1: delay_testbench" {  } { { "delay_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Vcc VCC singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"Vcc\" differs only in case from object \"VCC\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1671801831538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gnd GND singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"gnd\" differs only in case from object \"GND\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1671801831538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode " "Found entity 1: singlepath_plode" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_testbench " "Found entity 1: singlepath_plode_testbench" {  } { { "singlepath_plode_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_control.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_control " "Found entity 1: LowtoHigh_control" {  } { { "LowtoHigh_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh " "Found entity 1: LowtoHigh" {  } { { "LowtoHigh.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_testbench " "Found entity 1: LowtoHigh_testbench" {  } { { "LowtoHigh_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_wrapper " "Found entity 1: singlepath_plode_wrapper" {  } { { "singlepath_plode_wrapper.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250 " "Found entity 1: pll250" {  } { { "pll250.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250/pll250_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250/pll250_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250_0002 " "Found entity 1: pll250_0002" {  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671801831556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671801831556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst DE0_CV.v(33) " "Verilog HDL Implicit Net warning at DE0_CV.v(33): created implicit net for \"rst\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801831556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fin DE0_CV.v(79) " "Verilog HDL Implicit Net warning at DE0_CV.v(79): created implicit net for \"fin\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801831556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r0 delay_datapath.v(9) " "Verilog HDL Implicit Net warning at delay_datapath.v(9): created implicit net for \"r0\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801831556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671801831594 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.v(23) " "Output port \"SD_CLK\" at DE0_CV.v(23) has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1671801831595 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll250_0002 pll250_0002:pll250_inst " "Elaborating entity \"pll250_0002\" for hierarchy \"pll250_0002:pll250_inst\"" {  } { { "DE0_CV.v" "pll250_inst" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\"" {  } { { "pll250/pll250_0002.v" "altera_pll_i" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831625 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671801831628 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671801831628 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1671801831628 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1671801831628 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1671801831628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\"" {  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 250.000000 MHz " "Parameter \"output_clock_frequency0\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831629 ""}  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671801831629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh LowtoHigh:htl " "Elaborating entity \"LowtoHigh\" for hierarchy \"LowtoHigh:htl\"" {  } { { "DE0_CV.v" "htl" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh_control LowtoHigh:htl\|LowtoHigh_control:control " "Elaborating entity \"LowtoHigh_control\" for hierarchy \"LowtoHigh:htl\|LowtoHigh_control:control\"" {  } { { "LowtoHigh.v" "control" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_datapath LowtoHigh:htl\|delay_datapath:datapath " "Elaborating entity \"delay_datapath\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\"" {  } { { "LowtoHigh.v" "datapath" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_plode LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0 " "Elaborating entity \"singlepath_plode\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\"" {  } { { "delay_datapath.v" "p0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831647 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s26 singlepath_plode.v(10) " "Output port \"s26\" at singlepath_plode.v(10) has no driver" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1671801831649 "|DE0_CV|LowtoHigh:htl|delay_datapath:datapath|singlepath_plode_wrapper:path|singlepath_plode:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_REG LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r " "Elaborating entity \"_32bit_REG\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r\"" {  } { { "delay_datapath.v" "r" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_ADD LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a " "Elaborating entity \"_32bit_ADD\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\"" {  } { { "delay_datapath.v" "a" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\"" {  } { { "_32bit_ADD.v" "FA0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_7seg decimal_to_7seg:dectoseg " "Elaborating entity \"decimal_to_7seg\" for hierarchy \"decimal_to_7seg:dectoseg\"" {  } { { "DE0_CV.v" "dectoseg" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_DIV decimal_to_7seg:dectoseg\|_32bit_DIV:h0 " "Elaborating entity \"_32bit_DIV\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\"" {  } { { "decimal_to_7seg.v" "h0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_control decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0 " "Elaborating entity \"DIV_control\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0\"" {  } { { "_32bit_DIV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_datpath decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1 " "Elaborating entity \"DIV_datpath\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\"" {  } { { "_32bit_DIV.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_2x1MUX decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1 " "Elaborating entity \"_32bit_2x1MUX\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1\"" {  } { { "DIV_datpath.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SUB decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2 " "Elaborating entity \"_32bit_SUB\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\"" {  } { { "DIV_datpath.v" "g2" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_XOR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0 " "Elaborating entity \"_32bit_XOR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0\"" {  } { { "_32bit_SUB.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SLT decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3 " "Elaborating entity \"_32bit_SLT\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3\"" {  } { { "DIV_datpath.v" "g3" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_OR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32 " "Elaborating entity \"_32bit_OR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32\"" {  } { { "DIV_datpath.v" "g32" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801831969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:g0 " "Elaborating entity \"display\" for hierarchy \"display:g0\"" {  } { { "DE0_CV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671801833511 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1671801835331 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "Bidir \"CLOCK4_50\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671801835377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671801835377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "Bidir \"SD_DATA\[0\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671801835377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "Bidir \"SD_DATA\[1\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671801835377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "Bidir \"SD_DATA\[2\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671801835377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "Bidir \"SD_DATA\[3\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1671801835377 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1671801835377 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671801835718 "|DE0_CV|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671801835718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671801835881 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801836130 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1671801836130 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll250 " "Ignored assignments for entity \"pll250\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1671801836152 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1671801836152 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1671801836152 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1671801836152 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1671801836152 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1671801836152 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1671801836152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1671801836808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671801837235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801837235 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1671801837295 ""}  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1671801837295 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801837414 "|DE0_CV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671801837414 "|DE0_CV|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671801837414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "731 " "Implemented 731 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671801837418 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671801837418 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1671801837418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "678 " "Implemented 678 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671801837418 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1671801837418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671801837418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671801837446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 16:23:57 2022 " "Processing ended: Fri Dec 23 16:23:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671801837446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671801837446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671801837446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671801837446 ""}
