{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674268079493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674268079496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 23:27:59 2023 " "Processing started: Fri Jan 20 23:27:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674268079496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268079496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268079496 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268079955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674268080101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674268080101 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux CPU.v " "Entity \"Mux\" obtained from \"CPU.v\" instead of from Quartus Prime megafunction library" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1674268092626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 11 11 " "Found 11 design units, including 11 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092627 ""} { "Info" "ISGN_ENTITY_NAME" "2 Somador_Padrao " "Found entity 2: Somador_Padrao" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092627 ""} { "Info" "ISGN_ENTITY_NAME" "3 ULA " "Found entity 3: ULA" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092627 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mem_instr " "Found entity 4: Mem_instr" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092627 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mem_dados " "Found entity 5: Mem_dados" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092627 ""} { "Info" "ISGN_ENTITY_NAME" "6 instru_out " "Found entity 6: instru_out" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092627 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux_IN " "Found entity 7: Mux_IN" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092627 ""} { "Info" "ISGN_ENTITY_NAME" "8 aux " "Found entity 8: aux" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092627 ""} { "Info" "ISGN_ENTITY_NAME" "9 Debounce " "Found entity 9: Debounce" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092627 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU " "Found entity 10: CPU" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092627 ""} { "Info" "ISGN_ENTITY_NAME" "11 datapath " "Found entity 11: datapath" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268092627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivFreq.v 1 1 " "Found 1 design units, including 1 entities, in source file DivFreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Found entity 1: DivFreq" {  } { { "DivFreq.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/DivFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268092644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extensores.v 3 3 " "Found 3 design units, including 3 entities, in source file Extensores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_Entrada " "Found entity 1: Extensor_Entrada" {  } { { "Extensores.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Extensores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092645 ""} { "Info" "ISGN_ENTITY_NAME" "2 ExtensorBit " "Found entity 2: ExtensorBit" {  } { { "Extensores.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Extensores.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092645 ""} { "Info" "ISGN_ENTITY_NAME" "3 Extensor_bitsB " "Found entity 3: Extensor_bitsB" {  } { { "Extensores.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Extensores.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268092645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Saidadata.v 4 4 " "Found 4 design units, including 4 entities, in source file Saidadata.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisaoCasas " "Found entity 1: DivisaoCasas" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Saidadata.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092646 ""} { "Info" "ISGN_ENTITY_NAME" "2 Negativo " "Found entity 2: Negativo" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Saidadata.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092646 ""} { "Info" "ISGN_ENTITY_NAME" "3 DecodBCD " "Found entity 3: DecodBCD" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Saidadata.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092646 ""} { "Info" "ISGN_ENTITY_NAME" "4 SaidaDados " "Found entity 4: SaidaDados" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Saidadata.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268092646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quantum.v 1 1 " "Found 1 design units, including 1 entities, in source file Quantum.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quantum " "Found entity 1: Quantum" {  } { { "Quantum.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Quantum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268092658 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registradores.v(28) " "Verilog HDL information at Registradores.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Registradores.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674268092659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file Registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268092659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SaidaDadosPC.v 4 4 " "Found 4 design units, including 4 entities, in source file SaidaDadosPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisaoCasasPC " "Found entity 1: DivisaoCasasPC" {  } { { "SaidaDadosPC.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/SaidaDadosPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092661 ""} { "Info" "ISGN_ENTITY_NAME" "2 NegativoPC " "Found entity 2: NegativoPC" {  } { { "SaidaDadosPC.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/SaidaDadosPC.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092661 ""} { "Info" "ISGN_ENTITY_NAME" "3 DecodBCDPC " "Found entity 3: DecodBCDPC" {  } { { "SaidaDadosPC.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/SaidaDadosPC.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092661 ""} { "Info" "ISGN_ENTITY_NAME" "4 SaidaDadosPC " "Found entity 4: SaidaDadosPC" {  } { { "SaidaDadosPC.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/SaidaDadosPC.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268092661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file Unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_controle " "Found entity 1: Unidade_controle" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268092664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268092664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sdes CPU.v(292) " "Verilog HDL Implicit Net warning at CPU.v(292): created implicit net for \"Sdes\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268092664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674268093060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:debounce " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:debounce\"" {  } { { "CPU.v" "debounce" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivFreq DivFreq:freq " "Elaborating entity \"DivFreq\" for hierarchy \"DivFreq:freq\"" {  } { { "CPU.v" "freq" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 DivFreq.v(13) " "Verilog HDL assignment warning at DivFreq.v(13): truncated value with size 32 to match size of target (20)" {  } { { "DivFreq.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/DivFreq.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674268093075 "|CPU|DivFreq:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SaidaDadosPC SaidaDadosPC:PCNum " "Elaborating entity \"SaidaDadosPC\" for hierarchy \"SaidaDadosPC:PCNum\"" {  } { { "CPU.v" "PCNum" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Negativo SaidaDadosPC:PCNum\|Negativo:Negativo " "Elaborating entity \"Negativo\" for hierarchy \"SaidaDadosPC:PCNum\|Negativo:Negativo\"" {  } { { "SaidaDadosPC.v" "Negativo" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/SaidaDadosPC.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093079 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Saidadata.v(39) " "Verilog HDL Always Construct warning at Saidadata.v(39): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Saidadata.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1674268093080 "|CPU|SaidaDados:SaidaData|Negativo:Negativo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisaoCasas SaidaDadosPC:PCNum\|DivisaoCasas:DivisaoCasas " "Elaborating entity \"DivisaoCasas\" for hierarchy \"SaidaDadosPC:PCNum\|DivisaoCasas:DivisaoCasas\"" {  } { { "SaidaDadosPC.v" "DivisaoCasas" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/SaidaDadosPC.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Saidadata.v(18) " "Verilog HDL assignment warning at Saidadata.v(18): truncated value with size 32 to match size of target (4)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Saidadata.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674268093082 "|CPU|SaidaDados:SaidaData|DivisaoCasas:DivisaoCasas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Saidadata.v(16) " "Verilog HDL assignment warning at Saidadata.v(16): truncated value with size 32 to match size of target (4)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Saidadata.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674268093082 "|CPU|SaidaDados:SaidaData|DivisaoCasas:DivisaoCasas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Saidadata.v(14) " "Verilog HDL assignment warning at Saidadata.v(14): truncated value with size 32 to match size of target (4)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Saidadata.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674268093082 "|CPU|SaidaDados:SaidaData|DivisaoCasas:DivisaoCasas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodBCD SaidaDadosPC:PCNum\|DecodBCD:DecodBCD_Centena " "Elaborating entity \"DecodBCD\" for hierarchy \"SaidaDadosPC:PCNum\|DecodBCD:DecodBCD_Centena\"" {  } { { "SaidaDadosPC.v" "DecodBCD_Centena" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/SaidaDadosPC.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aux aux:auxiliar " "Elaborating entity \"aux\" for hierarchy \"aux:auxiliar\"" {  } { { "CPU.v" "auxiliar" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_Entrada Extensor_Entrada:ExteIn " "Elaborating entity \"Extensor_Entrada\" for hierarchy \"Extensor_Entrada:ExteIn\"" {  } { { "CPU.v" "ExteIn" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SaidaDados SaidaDados:SaidaData " "Elaborating entity \"SaidaDados\" for hierarchy \"SaidaDados:SaidaData\"" {  } { { "CPU.v" "SaidaData" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Saidadata.v(115) " "Verilog HDL assignment warning at Saidadata.v(115): truncated value with size 32 to match size of target (11)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/Saidadata.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674268093090 "|CPU|SaidaDados:SaidaData"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_controle Unidade_controle:UC " "Elaborating entity \"Unidade_controle\" for hierarchy \"Unidade_controle:UC\"" {  } { { "CPU.v" "UC" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data " "Elaborating entity \"datapath\" for hierarchy \"datapath:data\"" {  } { { "CPU.v" "data" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CPU.v(336) " "Verilog HDL assignment warning at CPU.v(336): truncated value with size 32 to match size of target (2)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674268093098 "|CPU|datapath:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_instr datapath:data\|Mem_instr:minst " "Elaborating entity \"Mem_instr\" for hierarchy \"datapath:data\|Mem_instr:minst\"" {  } { { "CPU.v" "minst" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093098 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "424 0 1023 CPU.v(114) " "Verilog HDL warning at CPU.v(114): number of words (424) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 114 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1674268093099 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 CPU.v(110) " "Net \"rom.data_a\" at CPU.v(110) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674268093099 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 CPU.v(110) " "Net \"rom.waddr_a\" at CPU.v(110) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674268093099 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 CPU.v(110) " "Net \"rom.we_a\" at CPU.v(110) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674268093099 "|CPU|datapath:data|Mem_instr:minst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores datapath:data\|Registradores:Regis " "Elaborating entity \"Registradores\" for hierarchy \"datapath:data\|Registradores:Regis\"" {  } { { "CPU.v" "Regis" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA datapath:data\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"datapath:data\|ULA:ula\"" {  } { { "CPU.v" "ula" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_dados datapath:data\|Mem_dados:md " "Elaborating entity \"Mem_dados\" for hierarchy \"datapath:data\|Mem_dados:md\"" {  } { { "CPU.v" "md" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_bitsB datapath:data\|Extensor_bitsB:dezesseis " "Elaborating entity \"Extensor_bitsB\" for hierarchy \"datapath:data\|Extensor_bitsB:dezesseis\"" {  } { { "CPU.v" "dezesseis" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorBit datapath:data\|ExtensorBit:vinteseis " "Elaborating entity \"ExtensorBit\" for hierarchy \"datapath:data\|ExtensorBit:vinteseis\"" {  } { { "CPU.v" "vinteseis" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux datapath:data\|Mux:muxexteout " "Elaborating entity \"Mux\" for hierarchy \"datapath:data\|Mux:muxexteout\"" {  } { { "CPU.v" "muxexteout" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quantum datapath:data\|Quantum:quantum " "Elaborating entity \"Quantum\" for hierarchy \"datapath:data\|Quantum:quantum\"" {  } { { "CPU.v" "quantum" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instru_out datapath:data\|instru_out:PCout " "Elaborating entity \"instru_out\" for hierarchy \"datapath:data\|instru_out:PCout\"" {  } { { "CPU.v" "PCout" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_IN datapath:data\|Mux_IN:muxinput " "Elaborating entity \"Mux_IN\" for hierarchy \"datapath:data\|Mux_IN:muxinput\"" {  } { { "CPU.v" "muxinput" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Padrao datapath:data\|Somador_Padrao:SumP " "Elaborating entity \"Somador_Padrao\" for hierarchy \"datapath:data\|Somador_Padrao:SumP\"" {  } { { "CPU.v" "SumP" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268093176 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674268093517 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674268093517 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674268093519 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674268093519 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674268093519 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674268093519 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674268093520 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674268093520 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674268093521 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674268093521 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674268093522 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674268093522 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674268093522 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674268093522 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:data\|Mem_dados:md\|ram_rtl_0 " "Inferred dual-clock RAM node \"datapath:data\|Mem_dados:md\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1674268104612 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:data\|Mem_instr:minst\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:data\|Mem_instr:minst\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:data\|Mem_dados:md\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:data\|Mem_dados:md\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674268107431 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674268107431 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674268107431 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:data\|ULA:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:data\|ULA:ula\|Mult0\"" {  } { { "CPU.v" "Mult0" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674268107433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:data\|ULA:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:data\|ULA:ula\|Div0\"" {  } { { "CPU.v" "Div0" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674268107433 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674268107433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268107868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268107869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268107869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268107869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268107869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268107869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268107869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268107869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268107869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268107869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268107869 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674268107869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cs61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cs61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cs61 " "Found entity 1: altsyncram_cs61" {  } { { "db/altsyncram_cs61.tdf" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/db/altsyncram_cs61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268107968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268107968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268108001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108001 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674268108001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g8d1 " "Found entity 1: altsyncram_g8d1" {  } { { "db/altsyncram_g8d1.tdf" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/db/altsyncram_g8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268108059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268108059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|ULA:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:data\|ULA:ula\|lpm_mult:Mult0\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268108123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|ULA:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:data\|ULA:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108124 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674268108124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268108213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268108213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|ULA:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"datapath:data\|ULA:ula\|lpm_divide:Div0\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268108272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|ULA:ula\|lpm_divide:Div0 " "Instantiated megafunction \"datapath:data\|ULA:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674268108272 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674268108272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268108336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268108336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268108344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268108344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268108433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268108433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268108529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268108529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268108582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268108582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674268108589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268108589 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 59 -1 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 346 0 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 294 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674268108980 "|CPU|datapath:data|ULA:ula|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 59 -1 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 346 0 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 294 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674268108980 "|CPU|datapath:data|ULA:ula|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1674268108980 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1674268108980 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1674268110397 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "146 " "Ignored 146 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1674268110528 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1674268110528 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1674268110528 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[1\] VCC " "Pin \"Display4\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[2\] VCC " "Pin \"Display4\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[3\] VCC " "Pin \"Display4\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[4\] VCC " "Pin \"Display4\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[5\] VCC " "Pin \"Display4\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[6\] VCC " "Pin \"Display4\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[1\] VCC " "Pin \"Display4PC\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[2\] VCC " "Pin \"Display4PC\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4PC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[3\] VCC " "Pin \"Display4PC\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4PC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[4\] VCC " "Pin \"Display4PC\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4PC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[5\] VCC " "Pin \"Display4PC\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4PC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[6\] VCC " "Pin \"Display4PC\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674268114135 "|CPU|Display4PC[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674268114135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674268114654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/output_files/CPU.map.smsg " "Generated suppressed messages file /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_AlteraFinal/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268122053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674268122848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674268122848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8848 " "Implemented 8848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674268124241 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674268124241 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8705 " "Implemented 8705 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674268124241 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674268124241 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1674268124241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674268124241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "998 " "Peak virtual memory: 998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674268124289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 20 23:28:44 2023 " "Processing ended: Fri Jan 20 23:28:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674268124289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674268124289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674268124289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674268124289 ""}
