INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akhil/verilog/Single Port RAM/Single Port RAM.srcs/sources_1/new/module_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akhil/verilog/Single Port RAM/Single Port RAM.srcs/sim_1/new/module_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_testbench
