{"vcs1":{"timestamp_begin":1728320736.179788620, "rt":23.81, "ut":21.77, "st":1.34}}
{"vcselab":{"timestamp_begin":1728320760.088933522, "rt":4.61, "ut":3.65, "st":0.20}}
{"link":{"timestamp_begin":1728320764.792932866, "rt":0.63, "ut":0.58, "st":0.59}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728320735.311801105}
{"VCS_COMP_START_TIME": 1728320735.311801105}
{"VCS_COMP_END_TIME": 1728321717.511884009}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 679728}}
{"stitch_vcselab": {"peak_mem": 433708}}
