
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 6.03

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_rd_a4[2]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_rd_a5[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ riscv_pri.CPU_rd_a4[2]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.28    3.28 ^ riscv_pri.CPU_rd_a4[2]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         riscv_pri.CPU_rd_a4[2] (net)
                  0.03    0.00    3.28 ^ riscv_pri.CPU_rd_a5[2]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                          0.92    3.92   clock uncertainty
                          0.00    3.92   clock reconvergence pessimism
                                  3.92 ^ riscv_pri.CPU_rd_a5[2]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    3.89   library hold time
                                  3.89   data required time
-----------------------------------------------------------------------------
                                  3.89   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_Xreg_value_a4[4][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.43    1.19    1.12    4.12 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         riscv_pri.CPU_imm_a3[10] (net)
                  1.19    0.02    4.14 ^ _11532_/B (sky130_fd_sc_hd__ha_2)
     6    0.03    0.17    0.42    4.55 ^ _11532_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05641_ (net)
                  0.17    0.00    4.56 ^ _07982_/A (sky130_fd_sc_hd__inv_1)
     2    0.02    0.10    0.13    4.69 v _07982_/Y (sky130_fd_sc_hd__inv_1)
                                         _02610_ (net)
                  0.10    0.00    4.69 v _07985_/A1 (sky130_fd_sc_hd__a211oi_4)
     3    0.02    0.32    0.34    5.03 ^ _07985_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02613_ (net)
                  0.32    0.00    5.03 ^ _08060_/A (sky130_fd_sc_hd__nand2_2)
     3    0.02    0.13    0.16    5.19 v _08060_/Y (sky130_fd_sc_hd__nand2_2)
                                         _02686_ (net)
                  0.13    0.00    5.19 v _08063_/A1 (sky130_fd_sc_hd__a211oi_4)
     3    0.04    0.48    0.48    5.67 ^ _08063_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02689_ (net)
                  0.48    0.00    5.68 ^ _08261_/A1 (sky130_fd_sc_hd__a21oi_4)
     4    0.03    0.14    0.17    5.85 v _08261_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _02878_ (net)
                  0.14    0.00    5.85 v _08358_/A1 (sky130_fd_sc_hd__o31ai_2)
     1    0.02    0.36    0.42    6.26 ^ _08358_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _02971_ (net)
                  0.36    0.00    6.26 ^ _08359_/S (sky130_fd_sc_hd__mux2i_4)
     3    0.03    0.13    0.17    6.44 v _08359_/Y (sky130_fd_sc_hd__mux2i_4)
                                         _02972_ (net)
                  0.13    0.00    6.44 v _08371_/A2 (sky130_fd_sc_hd__o31ai_4)
    15    0.12    1.24    1.04    7.48 ^ _08371_/Y (sky130_fd_sc_hd__o31ai_4)
                                         _02984_ (net)
                  1.24    0.03    7.51 ^ _09496_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.17    0.21    7.72 v _09496_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00848_ (net)
                  0.17    0.00    7.72 v riscv_pri.CPU_Xreg_value_a4[4][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.72   data arrival time

                  0.00   11.50   11.50   clock clk (rise edge)
                          3.00   14.50   clock network delay (ideal)
                         -0.57   13.93   clock uncertainty
                          0.00   13.93   clock reconvergence pessimism
                                 13.93 ^ riscv_pri.CPU_Xreg_value_a4[4][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.18   13.75   library setup time
                                 13.75   data required time
-----------------------------------------------------------------------------
                                 13.75   data required time
                                 -7.72   data arrival time
-----------------------------------------------------------------------------
                                  6.03   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_Xreg_value_a4[4][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.43    1.19    1.12    4.12 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         riscv_pri.CPU_imm_a3[10] (net)
                  1.19    0.02    4.14 ^ _11532_/B (sky130_fd_sc_hd__ha_2)
     6    0.03    0.17    0.42    4.55 ^ _11532_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05641_ (net)
                  0.17    0.00    4.56 ^ _07982_/A (sky130_fd_sc_hd__inv_1)
     2    0.02    0.10    0.13    4.69 v _07982_/Y (sky130_fd_sc_hd__inv_1)
                                         _02610_ (net)
                  0.10    0.00    4.69 v _07985_/A1 (sky130_fd_sc_hd__a211oi_4)
     3    0.02    0.32    0.34    5.03 ^ _07985_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02613_ (net)
                  0.32    0.00    5.03 ^ _08060_/A (sky130_fd_sc_hd__nand2_2)
     3    0.02    0.13    0.16    5.19 v _08060_/Y (sky130_fd_sc_hd__nand2_2)
                                         _02686_ (net)
                  0.13    0.00    5.19 v _08063_/A1 (sky130_fd_sc_hd__a211oi_4)
     3    0.04    0.48    0.48    5.67 ^ _08063_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02689_ (net)
                  0.48    0.00    5.68 ^ _08261_/A1 (sky130_fd_sc_hd__a21oi_4)
     4    0.03    0.14    0.17    5.85 v _08261_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _02878_ (net)
                  0.14    0.00    5.85 v _08358_/A1 (sky130_fd_sc_hd__o31ai_2)
     1    0.02    0.36    0.42    6.26 ^ _08358_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _02971_ (net)
                  0.36    0.00    6.26 ^ _08359_/S (sky130_fd_sc_hd__mux2i_4)
     3    0.03    0.13    0.17    6.44 v _08359_/Y (sky130_fd_sc_hd__mux2i_4)
                                         _02972_ (net)
                  0.13    0.00    6.44 v _08371_/A2 (sky130_fd_sc_hd__o31ai_4)
    15    0.12    1.24    1.04    7.48 ^ _08371_/Y (sky130_fd_sc_hd__o31ai_4)
                                         _02984_ (net)
                  1.24    0.03    7.51 ^ _09496_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.17    0.21    7.72 v _09496_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00848_ (net)
                  0.17    0.00    7.72 v riscv_pri.CPU_Xreg_value_a4[4][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.72   data arrival time

                  0.00   11.50   11.50   clock clk (rise edge)
                          3.00   14.50   clock network delay (ideal)
                         -0.57   13.93   clock uncertainty
                          0.00   13.93   clock reconvergence pessimism
                                 13.93 ^ riscv_pri.CPU_Xreg_value_a4[4][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.18   13.75   library setup time
                                 13.75   data required time
-----------------------------------------------------------------------------
                                 13.75   data required time
                                 -7.72   data arrival time
-----------------------------------------------------------------------------
                                  6.03   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.008928636088967323

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0060

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.002472279127687216

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.43305400013923645

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0057

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 1250

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_Xreg_value_a4[4][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   3.00    3.00   clock network delay (ideal)
   0.00    3.00 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   1.12    4.12 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.43    4.55 ^ _11532_/SUM (sky130_fd_sc_hd__ha_2)
   0.13    4.69 v _07982_/Y (sky130_fd_sc_hd__inv_1)
   0.34    5.03 ^ _07985_/Y (sky130_fd_sc_hd__a211oi_4)
   0.16    5.19 v _08060_/Y (sky130_fd_sc_hd__nand2_2)
   0.48    5.67 ^ _08063_/Y (sky130_fd_sc_hd__a211oi_4)
   0.17    5.85 v _08261_/Y (sky130_fd_sc_hd__a21oi_4)
   0.42    6.26 ^ _08358_/Y (sky130_fd_sc_hd__o31ai_2)
   0.17    6.44 v _08359_/Y (sky130_fd_sc_hd__mux2i_4)
   1.04    7.48 ^ _08371_/Y (sky130_fd_sc_hd__o31ai_4)
   0.24    7.72 v _09496_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    7.72 v riscv_pri.CPU_Xreg_value_a4[4][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           7.72   data arrival time

  11.50   11.50   clock clk (rise edge)
   3.00   14.50   clock network delay (ideal)
  -0.57   13.93   clock uncertainty
   0.00   13.93   clock reconvergence pessimism
          13.93 ^ riscv_pri.CPU_Xreg_value_a4[4][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.18   13.75   library setup time
          13.75   data required time
---------------------------------------------------------
          13.75   data required time
          -7.72   data arrival time
---------------------------------------------------------
           6.03   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_rd_a4[2]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_rd_a5[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   3.00    3.00   clock network delay (ideal)
   0.00    3.00 ^ riscv_pri.CPU_rd_a4[2]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.28    3.28 ^ riscv_pri.CPU_rd_a4[2]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    3.28 ^ riscv_pri.CPU_rd_a5[2]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           3.28   data arrival time

   0.00    0.00   clock clk (rise edge)
   3.00    3.00   clock network delay (ideal)
   0.92    3.92   clock uncertainty
   0.00    3.92   clock reconvergence pessimism
           3.92 ^ riscv_pri.CPU_rd_a5[2]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.03    3.89   library hold time
           3.89   data required time
---------------------------------------------------------
           3.89   data required time
          -3.28   data arrival time
---------------------------------------------------------
          -0.61   slack (VIOLATED)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
7.7185

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
6.0288

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
78.108441

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.96e-03   1.03e-03   1.04e-08   5.99e-03  47.9%
Combinational          1.82e-03   4.68e-03   1.23e-08   6.50e-03  52.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.78e-03   5.71e-03   2.27e-08   1.25e-02 100.0%
                          54.3%      45.7%       0.0%
