

================================================================
== Vitis HLS Report for 'mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2'
================================================================
* Date:           Wed Jan 14 16:41:21 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_3_i2_l_S_j_3_j2  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 5 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 6 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten16"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %j2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i13 %indvar_flatten16" [kernel.cpp:76]   --->   Operation 12 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln76 = icmp_eq  i13 %indvar_flatten16_load, i13 4096" [kernel.cpp:76]   --->   Operation 13 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.02ns)   --->   "%add_ln76_1 = add i13 %indvar_flatten16_load, i13 1" [kernel.cpp:76]   --->   Operation 14 'add' 'add_ln76_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.preheader, void %.exitStub" [kernel.cpp:76]   --->   Operation 15 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j2_load = load i7 %j2" [kernel.cpp:77]   --->   Operation 16 'load' 'j2_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i2_load = load i7 %i2" [kernel.cpp:76]   --->   Operation 17 'load' 'i2_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%add_ln76 = add i7 %i2_load, i7 1" [kernel.cpp:76]   --->   Operation 18 'add' 'add_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.71ns)   --->   "%icmp_ln77 = icmp_eq  i7 %j2_load, i7 64" [kernel.cpp:77]   --->   Operation 19 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.37ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i7 0, i7 %j2_load" [kernel.cpp:76]   --->   Operation 20 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.37ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i7 %add_ln76, i7 %i2_load" [kernel.cpp:76]   --->   Operation 21 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i7 %select_ln76_1" [kernel.cpp:80]   --->   Operation 22 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln80, i6 0" [kernel.cpp:77]   --->   Operation 23 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i7 %select_ln76" [kernel.cpp:80]   --->   Operation 24 'zext' 'zext_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%add_ln80 = add i12 %tmp_5_cast, i12 %zext_ln80" [kernel.cpp:80]   --->   Operation 25 'add' 'add_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i12 %add_ln80" [kernel.cpp:80]   --->   Operation 26 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_buffer_addr = getelementptr i32 %out_buffer, i64 0, i64 %zext_ln80_1" [kernel.cpp:79]   --->   Operation 27 'getelementptr' 'out_buffer_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%v30 = load i12 %out_buffer_addr" [kernel.cpp:79]   --->   Operation 28 'load' 'v30' <Predicate = (!icmp_ln76)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (0.85ns)   --->   "%add_ln77 = add i7 %select_ln76, i7 1" [kernel.cpp:77]   --->   Operation 29 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln76 = store i13 %add_ln76_1, i13 %indvar_flatten16" [kernel.cpp:76]   --->   Operation 30 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln76 = store i7 %select_ln76_1, i7 %i2" [kernel.cpp:76]   --->   Operation 31 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln77 = store i7 %add_ln77, i7 %j2" [kernel.cpp:77]   --->   Operation 32 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_3_i2_l_S_j_3_j2_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%v14_addr = getelementptr i32 %v14, i64 0, i64 %zext_ln80_1" [kernel.cpp:80]   --->   Operation 35 'getelementptr' 'v14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23" [kernel.cpp:77]   --->   Operation 36 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [kernel.cpp:77]   --->   Operation 37 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.29ns)   --->   "%v30 = load i12 %out_buffer_addr" [kernel.cpp:79]   --->   Operation 38 'load' 'v30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln80 = store i32 %v30, i12 %v14_addr" [kernel.cpp:80]   --->   Operation 39 'store' 'store_ln80' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j2                    (alloca           ) [ 010]
i2                    (alloca           ) [ 010]
indvar_flatten16      (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten16_load (load             ) [ 000]
icmp_ln76             (icmp             ) [ 010]
add_ln76_1            (add              ) [ 000]
br_ln76               (br               ) [ 000]
j2_load               (load             ) [ 000]
i2_load               (load             ) [ 000]
add_ln76              (add              ) [ 000]
icmp_ln77             (icmp             ) [ 000]
select_ln76           (select           ) [ 000]
select_ln76_1         (select           ) [ 000]
trunc_ln80            (trunc            ) [ 000]
tmp_5_cast            (bitconcatenate   ) [ 000]
zext_ln80             (zext             ) [ 000]
add_ln80              (add              ) [ 000]
zext_ln80_1           (zext             ) [ 011]
out_buffer_addr       (getelementptr    ) [ 011]
add_ln77              (add              ) [ 000]
store_ln76            (store            ) [ 000]
store_ln76            (store            ) [ 000]
store_ln77            (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty                 (speclooptripcount) [ 000]
v14_addr              (getelementptr    ) [ 000]
specpipeline_ln77     (specpipeline     ) [ 000]
specloopname_ln77     (specloopname     ) [ 000]
v30                   (load             ) [ 000]
store_ln80            (store            ) [ 000]
br_ln0                (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_buffer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_i_3_i2_l_S_j_3_j2_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="j2_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i2_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="indvar_flatten16_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten16/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="out_buffer_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="12" slack="0"/>
<pin id="56" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buffer_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="12" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v30/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="v14_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="12" slack="1"/>
<pin id="69" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v14_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln80_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="13" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="7" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten16_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="13" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten16_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln76_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="13" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln76_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="j2_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i2_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln76_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln77_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="7" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="select_ln76_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln76_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="7" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln80_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_5_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="12" slack="0"/>
<pin id="149" dir="0" index="1" bw="6" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln80_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln80_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln80_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln77_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln76_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="13" slack="0"/>
<pin id="178" dir="0" index="1" bw="13" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln76_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="7" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln77_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="191" class="1005" name="j2_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i2_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten16_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten16 "/>
</bind>
</comp>

<comp id="215" class="1005" name="zext_ln80_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80_1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="out_buffer_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="1"/>
<pin id="222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="out_buffer_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="59" pin="3"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="109" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="109" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="121" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="115" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="112" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="127" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="174"><net_src comp="127" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="103" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="135" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="170" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="40" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="201"><net_src comp="44" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="208"><net_src comp="48" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="218"><net_src comp="165" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="223"><net_src comp="52" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="59" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v14 | {2 }
 - Input state : 
	Port: mm2_stage_0.1_Pipeline_l_S_i_3_i2_l_S_j_3_j2 : out_buffer | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten16_load : 1
		icmp_ln76 : 2
		add_ln76_1 : 2
		br_ln76 : 3
		j2_load : 1
		i2_load : 1
		add_ln76 : 2
		icmp_ln77 : 2
		select_ln76 : 3
		select_ln76_1 : 3
		trunc_ln80 : 4
		tmp_5_cast : 5
		zext_ln80 : 4
		add_ln80 : 6
		zext_ln80_1 : 7
		out_buffer_addr : 8
		v30 : 9
		add_ln77 : 4
		store_ln76 : 3
		store_ln76 : 4
		store_ln77 : 5
	State 2
		store_ln80 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln76_1_fu_103  |    0    |    20   |
|    add   |    add_ln76_fu_115   |    0    |    14   |
|          |    add_ln80_fu_159   |    0    |    19   |
|          |    add_ln77_fu_170   |    0    |    14   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln76_fu_97   |    0    |    12   |
|          |   icmp_ln77_fu_121   |    0    |    10   |
|----------|----------------------|---------|---------|
|  select  |  select_ln76_fu_127  |    0    |    7    |
|          | select_ln76_1_fu_135 |    0    |    7    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln80_fu_143  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|   tmp_5_cast_fu_147  |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln80_fu_155   |    0    |    0    |
|          |  zext_ln80_1_fu_165  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   103   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i2_reg_198       |    7   |
|indvar_flatten16_reg_205|   13   |
|       j2_reg_191       |    7   |
| out_buffer_addr_reg_220|   12   |
|   zext_ln80_1_reg_215  |   64   |
+------------------------+--------+
|          Total         |   103  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   103  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   103  |   112  |
+-----------+--------+--------+--------+
