Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: Rough_S_LUT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Rough_S_LUT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Rough_S_LUT"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : Rough_S_LUT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\XOR_8.v" into library work
Parsing module <xor_8>.
Analyzing Verilog file "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\S_BOX_LUT.v" into library work
Parsing module <S_BOX_LUT>.
Analyzing Verilog file "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\Key_scheduler.v" into library work
Parsing module <Key_scheduler>.
Analyzing Verilog file "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\COUNTER.v" into library work
Parsing module <COUNTER>.
Parsing VHDL file "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\Main.vhf" into library work
Parsing entity <FD8CE_HXILINX_Main>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_main>.
Parsing entity <Main>.
Parsing architecture <BEHAVIORAL> of entity <main>.
Parsing VHDL file "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\Rough_S_LUT.vhf" into library work
Parsing entity <FD8CE_HXILINX_Rough_S_LUT>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_rough_s_lut>.
Parsing entity <Main_MUSER_Rough_S_LUT>.
Parsing architecture <BEHAVIORAL> of entity <main_muser_rough_s_lut>.
Parsing entity <Rough_S_LUT>.
Parsing architecture <BEHAVIORAL> of entity <rough_s_lut>.
Parsing VHDL file "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\Rough.vhf" into library work
Parsing entity <FD8CE_MXILINX_Rough>.
Parsing architecture <BEHAVIORAL> of entity <fd8ce_mxilinx_rough>.
Parsing entity <Main_MUSER_Rough>.
Parsing architecture <BEHAVIORAL> of entity <main_muser_rough>.
Parsing entity <Rough>.
Parsing architecture <BEHAVIORAL> of entity <rough>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Rough_S_LUT> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module COUNTER

Elaborating module <COUNTER>.
WARNING:HDLCompiler:413 - "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\COUNTER.v" Line 50: Result of 7-bit expression is truncated to fit in 6-bit target.
Back to vhdl to continue elaboration

Elaborating entity <Main_MUSER_Rough_S_LUT> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module xor_8

Elaborating module <xor_8>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module xor_8
Back to vhdl to continue elaboration
Going to verilog side to elaborate module xor_8
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Key_scheduler

Elaborating module <Key_scheduler>.
WARNING:HDLCompiler:872 - "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\Key_scheduler.v" Line 32: Using initial value of key since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\Key_scheduler.v" Line 71: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\Key_scheduler.v" Line 64: Result of 32-bit expression is truncated to fit in 4-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module xor_8
Back to vhdl to continue elaboration
Going to verilog side to elaborate module xor_8
Back to vhdl to continue elaboration
Going to verilog side to elaborate module xor_8
Back to vhdl to continue elaboration

Elaborating entity <FD8CE_HXILINX_Rough_S_LUT> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module S_BOX_LUT

Elaborating module <S_BOX_LUT>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module S_BOX_LUT
Back to vhdl to continue elaboration
Going to verilog side to elaborate module S_BOX_LUT
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Rough_S_LUT>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\Rough_S_LUT.vhf".
    Summary:
	no macro.
Unit <Rough_S_LUT> synthesized.

Synthesizing Unit <COUNTER>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\COUNTER.v".
    Found 1-bit register for signal <en_w>.
    Found 6-bit register for signal <cnt>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <GLOBAL_EN_O>.
    Found 6-bit adder for signal <_n0050> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <COUNTER> synthesized.

Synthesizing Unit <Main_MUSER_Rough_S_LUT>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\Rough_S_LUT.vhf".
    Set property "HU_SET = XLXI_14_0" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_15_1" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_2" for instance <XLXI_16>.
    Set property "HU_SET = XLXI_17_3" for instance <XLXI_17>.
    Summary:
	no macro.
Unit <Main_MUSER_Rough_S_LUT> synthesized.

Synthesizing Unit <xor_8>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\XOR_8.v".
    Summary:
Unit <xor_8> synthesized.

Synthesizing Unit <Key_scheduler>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\Key_scheduler.v".
    Found 8-bit register for signal <K_1>.
    Found 8-bit register for signal <K_2>.
    Found 8-bit register for signal <K_3>.
    Found 7-bit register for signal <cnt>.
    Found 7-bit adder for signal <cnt[6]_GND_10_o_add_1_OUT> created at line 71.
    Found 7-bit subtractor for signal <GND_10_o_GND_10_o_sub_4_OUT<6:0>> created at line 72.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_5_OUT<3:0>> created at line 64.
    Found 7-bit subtractor for signal <GND_10_o_GND_10_o_sub_9_OUT<6:0>> created at line 73.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_10_OUT<3:0>> created at line 64.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_14_OUT<3:0>> created at line 64.
    Found 2x7-bit multiplier for signal <PWR_10_o_cnt[6]_MuLt_2_OUT> created at line 72.
    Summary:
	inferred   1 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <Key_scheduler> synthesized.

Synthesizing Unit <FD8CE_HXILINX_Rough_S_LUT>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\Rough_S_LUT.vhf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8CE_HXILINX_Rough_S_LUT> synthesized.

Synthesizing Unit <S_BOX_LUT>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\CRYPTO\S_BOX_LUT.v".
    Found 1-bit register for signal <S_BOX_sel>.
    Found 8-bit register for signal <data>.
    Found 256x16-bit Read Only RAM for signal <_n0279>
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <S_BOX_LUT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x16-bit single-port Read Only RAM                  : 3
# Multipliers                                          : 1
 7x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 7
 4-bit subtractor                                      : 3
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
# Registers                                            : 18
 1-bit register                                        : 6
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 10
# Multiplexers                                         : 7
 8-bit 2-to-1 multiplexer                              : 7
# Xors                                                 : 51
 1-bit xor2                                            : 48
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <COUNTER>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <COUNTER> synthesized (advanced).

Synthesizing (advanced) Unit <Key_scheduler>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Key_scheduler> synthesized (advanced).

Synthesizing (advanced) Unit <S_BOX_LUT>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0279> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <S_BOX_LUT> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x16-bit single-port distributed Read Only RAM      : 3
# Multipliers                                          : 1
 7x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 6
 4-bit subtractor                                      : 3
 6-bit adder                                           : 1
 7-bit subtractor                                      : 2
# Counters                                             : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 86
 Flip-Flops                                            : 86
# Multiplexers                                         : 7
 8-bit 2-to-1 multiplexer                              : 7
# Xors                                                 : 51
 1-bit xor2                                            : 48
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Rough_S_LUT> ...

Optimizing unit <FD8CE_HXILINX_Rough_S_LUT> ...

Optimizing unit <COUNTER> ...

Optimizing unit <Main_MUSER_Rough_S_LUT> ...

Optimizing unit <S_BOX_LUT> ...

Optimizing unit <Key_scheduler> ...
INFO:Xst:2261 - The FF/Latch <XLXI_6/XLXI_25/S_BOX_sel> in Unit <Rough_S_LUT> is equivalent to the following 3 FFs/Latches, which will be removed : <XLXI_6/XLXI_24/S_BOX_sel> <XLXI_6/XLXI_23/S_BOX_sel> <XLXI_6/XLXI_10/cnt_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Rough_S_LUT, actual ratio is 7.
FlipFlop XLXI_5/flag has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Rough_S_LUT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 470
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 3
#      LUT3                        : 62
#      LUT4                        : 21
#      LUT5                        : 35
#      LUT6                        : 201
#      MUXF7                       : 96
#      MUXF8                       : 48
# FlipFlops/Latches                : 97
#      FD                          : 1
#      FD_1                        : 2
#      FDCE                        : 32
#      FDE                         : 61
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 122
#      IBUF                        : 33
#      OBUF                        : 89

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              97  out of  11440     0%  
 Number of Slice LUTs:                  325  out of   5720     5%  
    Number used as Logic:               325  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    358
   Number with an unused Flip Flop:     261  out of    358    72%  
   Number with an unused LUT:            33  out of    358     9%  
   Number of fully used LUT-FF pairs:    64  out of    358    17%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         123
 Number of bonded IOBs:                 123  out of    200    61%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 97    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.407ns (Maximum Frequency: 96.093MHz)
   Minimum input arrival time before clock: 5.767ns
   Maximum output required time after clock: 5.934ns
   Maximum combinational path delay: 6.489ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 10.407ns (frequency: 96.093MHz)
  Total number of paths / destination ports: 3057 / 190
-------------------------------------------------------------------------
Delay:               5.203ns (Levels of Logic = 5)
  Source:            XLXI_5/flag_1 (FF)
  Destination:       XLXI_6/XLXI_23/data_7 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: XLXI_5/flag_1 to XLXI_6/XLXI_23/data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            18   0.447   1.050  XLXI_5/flag_1 (XLXI_5/flag_1)
     LUT3:I2->O           66   0.205   2.018  XLXI_5/Mmux_OUT_121 (OUT1_1_OBUF)
     LUT6:I0->O            1   0.203   0.000  XLXI_6/XLXI_23_Mram__n027926 (XLXI_6/XLXI_23_Mram__n027926)
     MUXF7:I1->O           1   0.140   0.000  XLXI_6/XLXI_23_Mram__n027926_f7 (XLXI_6/XLXI_23_Mram__n027926_f7)
     MUXF8:I1->O           1   0.152   0.684  XLXI_6/XLXI_23_Mram__n027926_f8 (XLXI_6/XLXI_23/_n0279<13>)
     LUT3:I1->O            1   0.203   0.000  XLXI_6/XLXI_23/Mmux_sel[7]_sel[7]_mux_3_OUT61 (XLXI_6/XLXI_23/sel[7]_sel[7]_mux_3_OUT<5>)
     FDE:D                     0.102          XLXI_6/XLXI_23/data_5
    ----------------------------------------
    Total                      5.203ns (1.452ns logic, 3.751ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1337 / 65
-------------------------------------------------------------------------
Offset:              5.767ns (Levels of Logic = 6)
  Source:            CipherText<13> (PAD)
  Destination:       XLXI_6/XLXI_25/data_7 (FF)
  Destination Clock: CLK rising

  Data Path: CipherText<13> to XLXI_6/XLXI_25/data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.845  CipherText_13_IBUF (CipherText_13_IBUF)
     LUT3:I0->O           65   0.205   2.011  XLXI_5/Mmux_OUT_361 (OUT3_5_OBUF)
     LUT6:I0->O            1   0.203   0.000  XLXI_6/XLXI_25_Mram__n027916 (XLXI_6/XLXI_25_Mram__n027916)
     MUXF7:I1->O           1   0.140   0.000  XLXI_6/XLXI_25_Mram__n027916_f7 (XLXI_6/XLXI_25_Mram__n027916_f7)
     MUXF8:I1->O           1   0.152   0.684  XLXI_6/XLXI_25_Mram__n027916_f8 (XLXI_6/XLXI_25/_n0279<8>)
     LUT3:I1->O            1   0.203   0.000  XLXI_6/XLXI_25/Mmux_sel[7]_sel[7]_mux_3_OUT11 (XLXI_6/XLXI_25/sel[7]_sel[7]_mux_3_OUT<0>)
     FDE:D                     0.102          XLXI_6/XLXI_25/data_0
    ----------------------------------------
    Total                      5.767ns (2.227ns logic, 3.540ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 121 / 89
-------------------------------------------------------------------------
Offset:              5.934ns (Levels of Logic = 2)
  Source:            XLXI_5/flag (FF)
  Destination:       OUT1<6> (PAD)
  Source Clock:      CLK falling

  Data Path: XLXI_5/flag to OUT1<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            39   0.447   1.392  XLXI_5/flag (XLXI_5/flag)
     LUT3:I2->O           34   0.205   1.320  XLXI_5/Mmux_OUT_171 (OUT1_6_OBUF)
     OBUF:I->O                 2.571          OUT1_6_OBUF (OUT1<6>)
    ----------------------------------------
    Total                      5.934ns (3.223ns logic, 2.711ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               6.489ns (Levels of Logic = 3)
  Source:            CipherText<21> (PAD)
  Destination:       OUT2<5> (PAD)

  Data Path: CipherText<21> to OUT2<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.845  CipherText_21_IBUF (CipherText_21_IBUF)
     LUT3:I0->O           65   0.205   1.646  XLXI_5/Mmux_OUT_261 (OUT2_5_OBUF)
     OBUF:I->O                 2.571          OUT2_5_OBUF (OUT2<5>)
    ----------------------------------------
    Total                      6.489ns (3.998ns logic, 2.491ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.278|    5.203|    2.928|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.85 secs
 
--> 

Total memory usage is 312612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

