#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000025a7b036cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000025a7b07b790_0 .net "PC", 31 0, v0000025a7b075d00_0;  1 drivers
v0000025a7b07a390_0 .var "clk", 0 0;
v0000025a7b07b010_0 .net "clkout", 0 0, L_0000025a7b07c160;  1 drivers
v0000025a7b07a4d0_0 .net "cycles_consumed", 31 0, v0000025a7b07a430_0;  1 drivers
v0000025a7b07bc90_0 .var "rst", 0 0;
S_0000025a7b037010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000025a7b036cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000025a7b04f3d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025a7b04f408 .param/l "add" 0 4 5, C4<100000>;
P_0000025a7b04f440 .param/l "addi" 0 4 8, C4<001000>;
P_0000025a7b04f478 .param/l "addu" 0 4 5, C4<100001>;
P_0000025a7b04f4b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000025a7b04f4e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025a7b04f520 .param/l "beq" 0 4 10, C4<000100>;
P_0000025a7b04f558 .param/l "bne" 0 4 10, C4<000101>;
P_0000025a7b04f590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025a7b04f5c8 .param/l "j" 0 4 12, C4<000010>;
P_0000025a7b04f600 .param/l "jal" 0 4 12, C4<000011>;
P_0000025a7b04f638 .param/l "jr" 0 4 6, C4<001000>;
P_0000025a7b04f670 .param/l "lw" 0 4 8, C4<100011>;
P_0000025a7b04f6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025a7b04f6e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025a7b04f718 .param/l "ori" 0 4 8, C4<001101>;
P_0000025a7b04f750 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025a7b04f788 .param/l "sll" 0 4 6, C4<000000>;
P_0000025a7b04f7c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000025a7b04f7f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000025a7b04f830 .param/l "srl" 0 4 6, C4<000010>;
P_0000025a7b04f868 .param/l "sub" 0 4 5, C4<100010>;
P_0000025a7b04f8a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000025a7b04f8d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000025a7b04f910 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025a7b04f948 .param/l "xori" 0 4 8, C4<001110>;
L_0000025a7b07c1d0 .functor NOT 1, v0000025a7b07bc90_0, C4<0>, C4<0>, C4<0>;
L_0000025a7b07c550 .functor NOT 1, v0000025a7b07bc90_0, C4<0>, C4<0>, C4<0>;
L_0000025a7b07c0f0 .functor NOT 1, v0000025a7b07bc90_0, C4<0>, C4<0>, C4<0>;
L_0000025a7b07c860 .functor NOT 1, v0000025a7b07bc90_0, C4<0>, C4<0>, C4<0>;
L_0000025a7b07c240 .functor NOT 1, v0000025a7b07bc90_0, C4<0>, C4<0>, C4<0>;
L_0000025a7b07c5c0 .functor NOT 1, v0000025a7b07bc90_0, C4<0>, C4<0>, C4<0>;
L_0000025a7b07c9b0 .functor NOT 1, v0000025a7b07bc90_0, C4<0>, C4<0>, C4<0>;
L_0000025a7b07ca20 .functor NOT 1, v0000025a7b07bc90_0, C4<0>, C4<0>, C4<0>;
L_0000025a7b07c160 .functor OR 1, v0000025a7b07a390_0, v0000025a7b042b30_0, C4<0>, C4<0>;
L_0000025a7b07c2b0 .functor OR 1, L_0000025a7b0fee80, L_0000025a7b0fe520, C4<0>, C4<0>;
L_0000025a7b07cb00 .functor AND 1, L_0000025a7b0fe5c0, L_0000025a7b0ff060, C4<1>, C4<1>;
L_0000025a7b07c7f0 .functor NOT 1, v0000025a7b07bc90_0, C4<0>, C4<0>, C4<0>;
L_0000025a7b07c8d0 .functor OR 1, L_0000025a7b0fe660, L_0000025a7b0ffb00, C4<0>, C4<0>;
L_0000025a7b07ca90 .functor OR 1, L_0000025a7b07c8d0, L_0000025a7b0fea20, C4<0>, C4<0>;
L_0000025a7b07c320 .functor OR 1, L_0000025a7b0ff240, L_0000025a7b1105e0, C4<0>, C4<0>;
L_0000025a7b07cbe0 .functor AND 1, L_0000025a7b0ff100, L_0000025a7b07c320, C4<1>, C4<1>;
L_0000025a7b07ccc0 .functor OR 1, L_0000025a7b111d00, L_0000025a7b110f40, C4<0>, C4<0>;
L_0000025a7b07cda0 .functor AND 1, L_0000025a7b110400, L_0000025a7b07ccc0, C4<1>, C4<1>;
L_0000025a7b07c940 .functor NOT 1, L_0000025a7b07c160, C4<0>, C4<0>, C4<0>;
v0000025a7b074ea0_0 .net "ALUOp", 3 0, v0000025a7b042e50_0;  1 drivers
v0000025a7b074fe0_0 .net "ALUResult", 31 0, v0000025a7b075300_0;  1 drivers
v0000025a7b075080_0 .net "ALUSrc", 0 0, v0000025a7b043210_0;  1 drivers
v0000025a7b0769b0_0 .net "ALUin2", 31 0, L_0000025a7b1118a0;  1 drivers
v0000025a7b0779f0_0 .net "MemReadEn", 0 0, v0000025a7b0442f0_0;  1 drivers
v0000025a7b077ef0_0 .net "MemWriteEn", 0 0, v0000025a7b0428b0_0;  1 drivers
v0000025a7b077db0_0 .net "MemtoReg", 0 0, v0000025a7b0435d0_0;  1 drivers
v0000025a7b076b90_0 .net "PC", 31 0, v0000025a7b075d00_0;  alias, 1 drivers
v0000025a7b077450_0 .net "PCPlus1", 31 0, L_0000025a7b0fdee0;  1 drivers
v0000025a7b077270_0 .net "PCsrc", 0 0, v0000025a7b0759e0_0;  1 drivers
v0000025a7b077e50_0 .net "RegDst", 0 0, v0000025a7b042950_0;  1 drivers
v0000025a7b077130_0 .net "RegWriteEn", 0 0, v0000025a7b042a90_0;  1 drivers
v0000025a7b077090_0 .net "WriteRegister", 4 0, L_0000025a7b0fef20;  1 drivers
v0000025a7b076a50_0 .net *"_ivl_0", 0 0, L_0000025a7b07c1d0;  1 drivers
L_0000025a7b0b1ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025a7b076c30_0 .net/2u *"_ivl_10", 4 0, L_0000025a7b0b1ec0;  1 drivers
L_0000025a7b0b22b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b076910_0 .net *"_ivl_101", 15 0, L_0000025a7b0b22b0;  1 drivers
v0000025a7b076190_0 .net *"_ivl_102", 31 0, L_0000025a7b0fe8e0;  1 drivers
L_0000025a7b0b22f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b0760f0_0 .net *"_ivl_105", 25 0, L_0000025a7b0b22f8;  1 drivers
L_0000025a7b0b2340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b076eb0_0 .net/2u *"_ivl_106", 31 0, L_0000025a7b0b2340;  1 drivers
v0000025a7b0767d0_0 .net *"_ivl_108", 0 0, L_0000025a7b0fe5c0;  1 drivers
L_0000025a7b0b2388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000025a7b076cd0_0 .net/2u *"_ivl_110", 5 0, L_0000025a7b0b2388;  1 drivers
v0000025a7b076f50_0 .net *"_ivl_112", 0 0, L_0000025a7b0ff060;  1 drivers
v0000025a7b0771d0_0 .net *"_ivl_115", 0 0, L_0000025a7b07cb00;  1 drivers
v0000025a7b077d10_0 .net *"_ivl_116", 47 0, L_0000025a7b0fe980;  1 drivers
L_0000025a7b0b23d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b077a90_0 .net *"_ivl_119", 15 0, L_0000025a7b0b23d0;  1 drivers
L_0000025a7b0b1f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025a7b076af0_0 .net/2u *"_ivl_12", 5 0, L_0000025a7b0b1f08;  1 drivers
v0000025a7b076ff0_0 .net *"_ivl_120", 47 0, L_0000025a7b0fec00;  1 drivers
L_0000025a7b0b2418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b077770_0 .net *"_ivl_123", 15 0, L_0000025a7b0b2418;  1 drivers
v0000025a7b076370_0 .net *"_ivl_125", 0 0, L_0000025a7b0fefc0;  1 drivers
v0000025a7b077b30_0 .net *"_ivl_126", 31 0, L_0000025a7b0feb60;  1 drivers
v0000025a7b076d70_0 .net *"_ivl_128", 47 0, L_0000025a7b0ff920;  1 drivers
v0000025a7b077950_0 .net *"_ivl_130", 47 0, L_0000025a7b0fe3e0;  1 drivers
v0000025a7b076690_0 .net *"_ivl_132", 47 0, L_0000025a7b0feca0;  1 drivers
v0000025a7b076e10_0 .net *"_ivl_134", 47 0, L_0000025a7b0ff9c0;  1 drivers
v0000025a7b077c70_0 .net *"_ivl_14", 0 0, L_0000025a7b07b150;  1 drivers
v0000025a7b077310_0 .net *"_ivl_140", 0 0, L_0000025a7b07c7f0;  1 drivers
L_0000025a7b0b24a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b077bd0_0 .net/2u *"_ivl_142", 31 0, L_0000025a7b0b24a8;  1 drivers
L_0000025a7b0b2580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000025a7b0762d0_0 .net/2u *"_ivl_146", 5 0, L_0000025a7b0b2580;  1 drivers
v0000025a7b077590_0 .net *"_ivl_148", 0 0, L_0000025a7b0fe660;  1 drivers
L_0000025a7b0b25c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000025a7b076050_0 .net/2u *"_ivl_150", 5 0, L_0000025a7b0b25c8;  1 drivers
v0000025a7b0773b0_0 .net *"_ivl_152", 0 0, L_0000025a7b0ffb00;  1 drivers
v0000025a7b076230_0 .net *"_ivl_155", 0 0, L_0000025a7b07c8d0;  1 drivers
L_0000025a7b0b2610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000025a7b0776d0_0 .net/2u *"_ivl_156", 5 0, L_0000025a7b0b2610;  1 drivers
v0000025a7b0774f0_0 .net *"_ivl_158", 0 0, L_0000025a7b0fea20;  1 drivers
L_0000025a7b0b1f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000025a7b077630_0 .net/2u *"_ivl_16", 4 0, L_0000025a7b0b1f50;  1 drivers
v0000025a7b077810_0 .net *"_ivl_161", 0 0, L_0000025a7b07ca90;  1 drivers
L_0000025a7b0b2658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b076410_0 .net/2u *"_ivl_162", 15 0, L_0000025a7b0b2658;  1 drivers
v0000025a7b0778b0_0 .net *"_ivl_164", 31 0, L_0000025a7b0fed40;  1 drivers
v0000025a7b0764b0_0 .net *"_ivl_167", 0 0, L_0000025a7b0ff740;  1 drivers
v0000025a7b076550_0 .net *"_ivl_168", 15 0, L_0000025a7b0feac0;  1 drivers
v0000025a7b0765f0_0 .net *"_ivl_170", 31 0, L_0000025a7b0ffc40;  1 drivers
v0000025a7b076730_0 .net *"_ivl_174", 31 0, L_0000025a7b0fede0;  1 drivers
L_0000025a7b0b26a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b076870_0 .net *"_ivl_177", 25 0, L_0000025a7b0b26a0;  1 drivers
L_0000025a7b0b26e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b0789c0_0 .net/2u *"_ivl_178", 31 0, L_0000025a7b0b26e8;  1 drivers
v0000025a7b0793c0_0 .net *"_ivl_180", 0 0, L_0000025a7b0ff100;  1 drivers
L_0000025a7b0b2730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b078a60_0 .net/2u *"_ivl_182", 5 0, L_0000025a7b0b2730;  1 drivers
v0000025a7b079c80_0 .net *"_ivl_184", 0 0, L_0000025a7b0ff240;  1 drivers
L_0000025a7b0b2778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025a7b078e20_0 .net/2u *"_ivl_186", 5 0, L_0000025a7b0b2778;  1 drivers
v0000025a7b079960_0 .net *"_ivl_188", 0 0, L_0000025a7b1105e0;  1 drivers
v0000025a7b078920_0 .net *"_ivl_19", 4 0, L_0000025a7b07b330;  1 drivers
v0000025a7b079640_0 .net *"_ivl_191", 0 0, L_0000025a7b07c320;  1 drivers
v0000025a7b0795a0_0 .net *"_ivl_193", 0 0, L_0000025a7b07cbe0;  1 drivers
L_0000025a7b0b27c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025a7b0781a0_0 .net/2u *"_ivl_194", 5 0, L_0000025a7b0b27c0;  1 drivers
v0000025a7b0791e0_0 .net *"_ivl_196", 0 0, L_0000025a7b111800;  1 drivers
L_0000025a7b0b2808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025a7b078b00_0 .net/2u *"_ivl_198", 31 0, L_0000025a7b0b2808;  1 drivers
L_0000025a7b0b1e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b079000_0 .net/2u *"_ivl_2", 5 0, L_0000025a7b0b1e78;  1 drivers
v0000025a7b079320_0 .net *"_ivl_20", 4 0, L_0000025a7b07a610;  1 drivers
v0000025a7b078060_0 .net *"_ivl_200", 31 0, L_0000025a7b1116c0;  1 drivers
v0000025a7b078f60_0 .net *"_ivl_204", 31 0, L_0000025a7b111c60;  1 drivers
L_0000025a7b0b2850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b079dc0_0 .net *"_ivl_207", 25 0, L_0000025a7b0b2850;  1 drivers
L_0000025a7b0b2898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b079460_0 .net/2u *"_ivl_208", 31 0, L_0000025a7b0b2898;  1 drivers
v0000025a7b0790a0_0 .net *"_ivl_210", 0 0, L_0000025a7b110400;  1 drivers
L_0000025a7b0b28e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b079aa0_0 .net/2u *"_ivl_212", 5 0, L_0000025a7b0b28e0;  1 drivers
v0000025a7b079500_0 .net *"_ivl_214", 0 0, L_0000025a7b111d00;  1 drivers
L_0000025a7b0b2928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025a7b079e60_0 .net/2u *"_ivl_216", 5 0, L_0000025a7b0b2928;  1 drivers
v0000025a7b079f00_0 .net *"_ivl_218", 0 0, L_0000025a7b110f40;  1 drivers
v0000025a7b078ec0_0 .net *"_ivl_221", 0 0, L_0000025a7b07ccc0;  1 drivers
v0000025a7b079820_0 .net *"_ivl_223", 0 0, L_0000025a7b07cda0;  1 drivers
L_0000025a7b0b2970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025a7b0798c0_0 .net/2u *"_ivl_224", 5 0, L_0000025a7b0b2970;  1 drivers
v0000025a7b078380_0 .net *"_ivl_226", 0 0, L_0000025a7b1104a0;  1 drivers
v0000025a7b0796e0_0 .net *"_ivl_228", 31 0, L_0000025a7b111300;  1 drivers
v0000025a7b079b40_0 .net *"_ivl_24", 0 0, L_0000025a7b07c0f0;  1 drivers
L_0000025a7b0b1f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025a7b079780_0 .net/2u *"_ivl_26", 4 0, L_0000025a7b0b1f98;  1 drivers
v0000025a7b079a00_0 .net *"_ivl_29", 4 0, L_0000025a7b07b8d0;  1 drivers
v0000025a7b078100_0 .net *"_ivl_32", 0 0, L_0000025a7b07c860;  1 drivers
L_0000025a7b0b1fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025a7b079be0_0 .net/2u *"_ivl_34", 4 0, L_0000025a7b0b1fe0;  1 drivers
v0000025a7b079140_0 .net *"_ivl_37", 4 0, L_0000025a7b07aed0;  1 drivers
v0000025a7b079d20_0 .net *"_ivl_40", 0 0, L_0000025a7b07c240;  1 drivers
L_0000025a7b0b2028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b078740_0 .net/2u *"_ivl_42", 15 0, L_0000025a7b0b2028;  1 drivers
v0000025a7b078240_0 .net *"_ivl_45", 15 0, L_0000025a7b0ff2e0;  1 drivers
v0000025a7b078ba0_0 .net *"_ivl_48", 0 0, L_0000025a7b07c5c0;  1 drivers
v0000025a7b0782e0_0 .net *"_ivl_5", 5 0, L_0000025a7b07b5b0;  1 drivers
L_0000025a7b0b2070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b078ce0_0 .net/2u *"_ivl_50", 36 0, L_0000025a7b0b2070;  1 drivers
L_0000025a7b0b20b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b078420_0 .net/2u *"_ivl_52", 31 0, L_0000025a7b0b20b8;  1 drivers
v0000025a7b078c40_0 .net *"_ivl_55", 4 0, L_0000025a7b0ff7e0;  1 drivers
v0000025a7b0784c0_0 .net *"_ivl_56", 36 0, L_0000025a7b0fe160;  1 drivers
v0000025a7b079280_0 .net *"_ivl_58", 36 0, L_0000025a7b0fe020;  1 drivers
v0000025a7b078d80_0 .net *"_ivl_62", 0 0, L_0000025a7b07c9b0;  1 drivers
L_0000025a7b0b2100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b078560_0 .net/2u *"_ivl_64", 5 0, L_0000025a7b0b2100;  1 drivers
v0000025a7b078600_0 .net *"_ivl_67", 5 0, L_0000025a7b0ff380;  1 drivers
v0000025a7b0786a0_0 .net *"_ivl_70", 0 0, L_0000025a7b07ca20;  1 drivers
L_0000025a7b0b2148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b0787e0_0 .net/2u *"_ivl_72", 57 0, L_0000025a7b0b2148;  1 drivers
L_0000025a7b0b2190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b078880_0 .net/2u *"_ivl_74", 31 0, L_0000025a7b0b2190;  1 drivers
v0000025a7b07a6b0_0 .net *"_ivl_77", 25 0, L_0000025a7b0fe2a0;  1 drivers
v0000025a7b07abb0_0 .net *"_ivl_78", 57 0, L_0000025a7b0ffd80;  1 drivers
v0000025a7b07bab0_0 .net *"_ivl_8", 0 0, L_0000025a7b07c550;  1 drivers
v0000025a7b07ac50_0 .net *"_ivl_80", 57 0, L_0000025a7b0ff600;  1 drivers
L_0000025a7b0b21d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025a7b07b970_0 .net/2u *"_ivl_84", 31 0, L_0000025a7b0b21d8;  1 drivers
L_0000025a7b0b2220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025a7b07ad90_0 .net/2u *"_ivl_88", 5 0, L_0000025a7b0b2220;  1 drivers
v0000025a7b07be70_0 .net *"_ivl_90", 0 0, L_0000025a7b0fee80;  1 drivers
L_0000025a7b0b2268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025a7b07a930_0 .net/2u *"_ivl_92", 5 0, L_0000025a7b0b2268;  1 drivers
v0000025a7b07ba10_0 .net *"_ivl_94", 0 0, L_0000025a7b0fe520;  1 drivers
v0000025a7b07b830_0 .net *"_ivl_97", 0 0, L_0000025a7b07c2b0;  1 drivers
v0000025a7b07a070_0 .net *"_ivl_98", 47 0, L_0000025a7b0fe7a0;  1 drivers
v0000025a7b07b0b0_0 .net "adderResult", 31 0, L_0000025a7b0ff4c0;  1 drivers
v0000025a7b07bbf0_0 .net "address", 31 0, L_0000025a7b0fe840;  1 drivers
v0000025a7b07b3d0_0 .net "clk", 0 0, L_0000025a7b07c160;  alias, 1 drivers
v0000025a7b07a430_0 .var "cycles_consumed", 31 0;
v0000025a7b07bb50_0 .net "extImm", 31 0, L_0000025a7b0fe480;  1 drivers
v0000025a7b07a110_0 .net "funct", 5 0, L_0000025a7b0ff420;  1 drivers
v0000025a7b07a250_0 .net "hlt", 0 0, v0000025a7b042b30_0;  1 drivers
v0000025a7b07bf10_0 .net "imm", 15 0, L_0000025a7b0ffce0;  1 drivers
v0000025a7b07a750_0 .net "immediate", 31 0, L_0000025a7b110fe0;  1 drivers
v0000025a7b07b470_0 .net "input_clk", 0 0, v0000025a7b07a390_0;  1 drivers
v0000025a7b07a1b0_0 .net "instruction", 31 0, L_0000025a7b0fdf80;  1 drivers
v0000025a7b07a7f0_0 .net "memoryReadData", 31 0, v0000025a7b074b80_0;  1 drivers
v0000025a7b07bdd0_0 .net "nextPC", 31 0, L_0000025a7b0ff1a0;  1 drivers
v0000025a7b07a2f0_0 .net "opcode", 5 0, L_0000025a7b07a570;  1 drivers
v0000025a7b07bd30_0 .net "rd", 4 0, L_0000025a7b07b650;  1 drivers
v0000025a7b07acf0_0 .net "readData1", 31 0, L_0000025a7b07c390;  1 drivers
v0000025a7b07ae30_0 .net "readData1_w", 31 0, L_0000025a7b110ae0;  1 drivers
v0000025a7b07a890_0 .net "readData2", 31 0, L_0000025a7b07c400;  1 drivers
v0000025a7b07b1f0_0 .net "rs", 4 0, L_0000025a7b07aa70;  1 drivers
v0000025a7b07ab10_0 .net "rst", 0 0, v0000025a7b07bc90_0;  1 drivers
v0000025a7b07af70_0 .net "rt", 4 0, L_0000025a7b0fe200;  1 drivers
v0000025a7b07b290_0 .net "shamt", 31 0, L_0000025a7b0fe700;  1 drivers
v0000025a7b07b6f0_0 .net "wire_instruction", 31 0, L_0000025a7b07cf60;  1 drivers
v0000025a7b07a9d0_0 .net "writeData", 31 0, L_0000025a7b110220;  1 drivers
v0000025a7b07b510_0 .net "zero", 0 0, L_0000025a7b111760;  1 drivers
L_0000025a7b07b5b0 .part L_0000025a7b0fdf80, 26, 6;
L_0000025a7b07a570 .functor MUXZ 6, L_0000025a7b07b5b0, L_0000025a7b0b1e78, L_0000025a7b07c1d0, C4<>;
L_0000025a7b07b150 .cmp/eq 6, L_0000025a7b07a570, L_0000025a7b0b1f08;
L_0000025a7b07b330 .part L_0000025a7b0fdf80, 11, 5;
L_0000025a7b07a610 .functor MUXZ 5, L_0000025a7b07b330, L_0000025a7b0b1f50, L_0000025a7b07b150, C4<>;
L_0000025a7b07b650 .functor MUXZ 5, L_0000025a7b07a610, L_0000025a7b0b1ec0, L_0000025a7b07c550, C4<>;
L_0000025a7b07b8d0 .part L_0000025a7b0fdf80, 21, 5;
L_0000025a7b07aa70 .functor MUXZ 5, L_0000025a7b07b8d0, L_0000025a7b0b1f98, L_0000025a7b07c0f0, C4<>;
L_0000025a7b07aed0 .part L_0000025a7b0fdf80, 16, 5;
L_0000025a7b0fe200 .functor MUXZ 5, L_0000025a7b07aed0, L_0000025a7b0b1fe0, L_0000025a7b07c860, C4<>;
L_0000025a7b0ff2e0 .part L_0000025a7b0fdf80, 0, 16;
L_0000025a7b0ffce0 .functor MUXZ 16, L_0000025a7b0ff2e0, L_0000025a7b0b2028, L_0000025a7b07c240, C4<>;
L_0000025a7b0ff7e0 .part L_0000025a7b0fdf80, 6, 5;
L_0000025a7b0fe160 .concat [ 5 32 0 0], L_0000025a7b0ff7e0, L_0000025a7b0b20b8;
L_0000025a7b0fe020 .functor MUXZ 37, L_0000025a7b0fe160, L_0000025a7b0b2070, L_0000025a7b07c5c0, C4<>;
L_0000025a7b0fe700 .part L_0000025a7b0fe020, 0, 32;
L_0000025a7b0ff380 .part L_0000025a7b0fdf80, 0, 6;
L_0000025a7b0ff420 .functor MUXZ 6, L_0000025a7b0ff380, L_0000025a7b0b2100, L_0000025a7b07c9b0, C4<>;
L_0000025a7b0fe2a0 .part L_0000025a7b0fdf80, 0, 26;
L_0000025a7b0ffd80 .concat [ 26 32 0 0], L_0000025a7b0fe2a0, L_0000025a7b0b2190;
L_0000025a7b0ff600 .functor MUXZ 58, L_0000025a7b0ffd80, L_0000025a7b0b2148, L_0000025a7b07ca20, C4<>;
L_0000025a7b0fe840 .part L_0000025a7b0ff600, 0, 32;
L_0000025a7b0fdee0 .arith/sum 32, v0000025a7b075d00_0, L_0000025a7b0b21d8;
L_0000025a7b0fee80 .cmp/eq 6, L_0000025a7b07a570, L_0000025a7b0b2220;
L_0000025a7b0fe520 .cmp/eq 6, L_0000025a7b07a570, L_0000025a7b0b2268;
L_0000025a7b0fe7a0 .concat [ 32 16 0 0], L_0000025a7b0fe840, L_0000025a7b0b22b0;
L_0000025a7b0fe8e0 .concat [ 6 26 0 0], L_0000025a7b07a570, L_0000025a7b0b22f8;
L_0000025a7b0fe5c0 .cmp/eq 32, L_0000025a7b0fe8e0, L_0000025a7b0b2340;
L_0000025a7b0ff060 .cmp/eq 6, L_0000025a7b0ff420, L_0000025a7b0b2388;
L_0000025a7b0fe980 .concat [ 32 16 0 0], L_0000025a7b07c390, L_0000025a7b0b23d0;
L_0000025a7b0fec00 .concat [ 32 16 0 0], v0000025a7b075d00_0, L_0000025a7b0b2418;
L_0000025a7b0fefc0 .part L_0000025a7b0ffce0, 15, 1;
LS_0000025a7b0feb60_0_0 .concat [ 1 1 1 1], L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0;
LS_0000025a7b0feb60_0_4 .concat [ 1 1 1 1], L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0;
LS_0000025a7b0feb60_0_8 .concat [ 1 1 1 1], L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0;
LS_0000025a7b0feb60_0_12 .concat [ 1 1 1 1], L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0;
LS_0000025a7b0feb60_0_16 .concat [ 1 1 1 1], L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0;
LS_0000025a7b0feb60_0_20 .concat [ 1 1 1 1], L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0;
LS_0000025a7b0feb60_0_24 .concat [ 1 1 1 1], L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0;
LS_0000025a7b0feb60_0_28 .concat [ 1 1 1 1], L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0, L_0000025a7b0fefc0;
LS_0000025a7b0feb60_1_0 .concat [ 4 4 4 4], LS_0000025a7b0feb60_0_0, LS_0000025a7b0feb60_0_4, LS_0000025a7b0feb60_0_8, LS_0000025a7b0feb60_0_12;
LS_0000025a7b0feb60_1_4 .concat [ 4 4 4 4], LS_0000025a7b0feb60_0_16, LS_0000025a7b0feb60_0_20, LS_0000025a7b0feb60_0_24, LS_0000025a7b0feb60_0_28;
L_0000025a7b0feb60 .concat [ 16 16 0 0], LS_0000025a7b0feb60_1_0, LS_0000025a7b0feb60_1_4;
L_0000025a7b0ff920 .concat [ 16 32 0 0], L_0000025a7b0ffce0, L_0000025a7b0feb60;
L_0000025a7b0fe3e0 .arith/sum 48, L_0000025a7b0fec00, L_0000025a7b0ff920;
L_0000025a7b0feca0 .functor MUXZ 48, L_0000025a7b0fe3e0, L_0000025a7b0fe980, L_0000025a7b07cb00, C4<>;
L_0000025a7b0ff9c0 .functor MUXZ 48, L_0000025a7b0feca0, L_0000025a7b0fe7a0, L_0000025a7b07c2b0, C4<>;
L_0000025a7b0ff4c0 .part L_0000025a7b0ff9c0, 0, 32;
L_0000025a7b0ff1a0 .functor MUXZ 32, L_0000025a7b0fdee0, L_0000025a7b0ff4c0, v0000025a7b0759e0_0, C4<>;
L_0000025a7b0fdf80 .functor MUXZ 32, L_0000025a7b07cf60, L_0000025a7b0b24a8, L_0000025a7b07c7f0, C4<>;
L_0000025a7b0fe660 .cmp/eq 6, L_0000025a7b07a570, L_0000025a7b0b2580;
L_0000025a7b0ffb00 .cmp/eq 6, L_0000025a7b07a570, L_0000025a7b0b25c8;
L_0000025a7b0fea20 .cmp/eq 6, L_0000025a7b07a570, L_0000025a7b0b2610;
L_0000025a7b0fed40 .concat [ 16 16 0 0], L_0000025a7b0ffce0, L_0000025a7b0b2658;
L_0000025a7b0ff740 .part L_0000025a7b0ffce0, 15, 1;
LS_0000025a7b0feac0_0_0 .concat [ 1 1 1 1], L_0000025a7b0ff740, L_0000025a7b0ff740, L_0000025a7b0ff740, L_0000025a7b0ff740;
LS_0000025a7b0feac0_0_4 .concat [ 1 1 1 1], L_0000025a7b0ff740, L_0000025a7b0ff740, L_0000025a7b0ff740, L_0000025a7b0ff740;
LS_0000025a7b0feac0_0_8 .concat [ 1 1 1 1], L_0000025a7b0ff740, L_0000025a7b0ff740, L_0000025a7b0ff740, L_0000025a7b0ff740;
LS_0000025a7b0feac0_0_12 .concat [ 1 1 1 1], L_0000025a7b0ff740, L_0000025a7b0ff740, L_0000025a7b0ff740, L_0000025a7b0ff740;
L_0000025a7b0feac0 .concat [ 4 4 4 4], LS_0000025a7b0feac0_0_0, LS_0000025a7b0feac0_0_4, LS_0000025a7b0feac0_0_8, LS_0000025a7b0feac0_0_12;
L_0000025a7b0ffc40 .concat [ 16 16 0 0], L_0000025a7b0ffce0, L_0000025a7b0feac0;
L_0000025a7b0fe480 .functor MUXZ 32, L_0000025a7b0ffc40, L_0000025a7b0fed40, L_0000025a7b07ca90, C4<>;
L_0000025a7b0fede0 .concat [ 6 26 0 0], L_0000025a7b07a570, L_0000025a7b0b26a0;
L_0000025a7b0ff100 .cmp/eq 32, L_0000025a7b0fede0, L_0000025a7b0b26e8;
L_0000025a7b0ff240 .cmp/eq 6, L_0000025a7b0ff420, L_0000025a7b0b2730;
L_0000025a7b1105e0 .cmp/eq 6, L_0000025a7b0ff420, L_0000025a7b0b2778;
L_0000025a7b111800 .cmp/eq 6, L_0000025a7b07a570, L_0000025a7b0b27c0;
L_0000025a7b1116c0 .functor MUXZ 32, L_0000025a7b0fe480, L_0000025a7b0b2808, L_0000025a7b111800, C4<>;
L_0000025a7b110fe0 .functor MUXZ 32, L_0000025a7b1116c0, L_0000025a7b0fe700, L_0000025a7b07cbe0, C4<>;
L_0000025a7b111c60 .concat [ 6 26 0 0], L_0000025a7b07a570, L_0000025a7b0b2850;
L_0000025a7b110400 .cmp/eq 32, L_0000025a7b111c60, L_0000025a7b0b2898;
L_0000025a7b111d00 .cmp/eq 6, L_0000025a7b0ff420, L_0000025a7b0b28e0;
L_0000025a7b110f40 .cmp/eq 6, L_0000025a7b0ff420, L_0000025a7b0b2928;
L_0000025a7b1104a0 .cmp/eq 6, L_0000025a7b07a570, L_0000025a7b0b2970;
L_0000025a7b111300 .functor MUXZ 32, L_0000025a7b07c390, v0000025a7b075d00_0, L_0000025a7b1104a0, C4<>;
L_0000025a7b110ae0 .functor MUXZ 32, L_0000025a7b111300, L_0000025a7b07c400, L_0000025a7b07cda0, C4<>;
S_0000025a7b0371a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000025a7b037010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025a7b03b3d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025a7b07cc50 .functor NOT 1, v0000025a7b043210_0, C4<0>, C4<0>, C4<0>;
v0000025a7b044110_0 .net *"_ivl_0", 0 0, L_0000025a7b07cc50;  1 drivers
v0000025a7b043490_0 .net "in1", 31 0, L_0000025a7b07c400;  alias, 1 drivers
v0000025a7b043df0_0 .net "in2", 31 0, L_0000025a7b110fe0;  alias, 1 drivers
v0000025a7b0441b0_0 .net "out", 31 0, L_0000025a7b1118a0;  alias, 1 drivers
v0000025a7b042810_0 .net "s", 0 0, v0000025a7b043210_0;  alias, 1 drivers
L_0000025a7b1118a0 .functor MUXZ 32, L_0000025a7b110fe0, L_0000025a7b07c400, L_0000025a7b07cc50, C4<>;
S_0000025a7af769c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000025a7b037010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000025a7b071a20 .param/l "RType" 0 4 2, C4<000000>;
P_0000025a7b071a58 .param/l "add" 0 4 5, C4<100000>;
P_0000025a7b071a90 .param/l "addi" 0 4 8, C4<001000>;
P_0000025a7b071ac8 .param/l "addu" 0 4 5, C4<100001>;
P_0000025a7b071b00 .param/l "and_" 0 4 5, C4<100100>;
P_0000025a7b071b38 .param/l "andi" 0 4 8, C4<001100>;
P_0000025a7b071b70 .param/l "beq" 0 4 10, C4<000100>;
P_0000025a7b071ba8 .param/l "bne" 0 4 10, C4<000101>;
P_0000025a7b071be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025a7b071c18 .param/l "j" 0 4 12, C4<000010>;
P_0000025a7b071c50 .param/l "jal" 0 4 12, C4<000011>;
P_0000025a7b071c88 .param/l "jr" 0 4 6, C4<001000>;
P_0000025a7b071cc0 .param/l "lw" 0 4 8, C4<100011>;
P_0000025a7b071cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025a7b071d30 .param/l "or_" 0 4 5, C4<100101>;
P_0000025a7b071d68 .param/l "ori" 0 4 8, C4<001101>;
P_0000025a7b071da0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025a7b071dd8 .param/l "sll" 0 4 6, C4<000000>;
P_0000025a7b071e10 .param/l "slt" 0 4 5, C4<101010>;
P_0000025a7b071e48 .param/l "slti" 0 4 8, C4<101010>;
P_0000025a7b071e80 .param/l "srl" 0 4 6, C4<000010>;
P_0000025a7b071eb8 .param/l "sub" 0 4 5, C4<100010>;
P_0000025a7b071ef0 .param/l "subu" 0 4 5, C4<100011>;
P_0000025a7b071f28 .param/l "sw" 0 4 8, C4<101011>;
P_0000025a7b071f60 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025a7b071f98 .param/l "xori" 0 4 8, C4<001110>;
v0000025a7b042e50_0 .var "ALUOp", 3 0;
v0000025a7b043210_0 .var "ALUSrc", 0 0;
v0000025a7b0442f0_0 .var "MemReadEn", 0 0;
v0000025a7b0428b0_0 .var "MemWriteEn", 0 0;
v0000025a7b0435d0_0 .var "MemtoReg", 0 0;
v0000025a7b042950_0 .var "RegDst", 0 0;
v0000025a7b042a90_0 .var "RegWriteEn", 0 0;
v0000025a7b043b70_0 .net "funct", 5 0, L_0000025a7b0ff420;  alias, 1 drivers
v0000025a7b042b30_0 .var "hlt", 0 0;
v0000025a7b042c70_0 .net "opcode", 5 0, L_0000025a7b07a570;  alias, 1 drivers
v0000025a7b043cb0_0 .net "rst", 0 0, v0000025a7b07bc90_0;  alias, 1 drivers
E_0000025a7b03b890 .event anyedge, v0000025a7b043cb0_0, v0000025a7b042c70_0, v0000025a7b043b70_0;
S_0000025a7af76c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000025a7b037010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000025a7b03b950 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000025a7b07cf60 .functor BUFZ 32, L_0000025a7b0ff6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025a7b042f90_0 .net "Data_Out", 31 0, L_0000025a7b07cf60;  alias, 1 drivers
v0000025a7b042db0 .array "InstMem", 0 1023, 31 0;
v0000025a7b042d10_0 .net *"_ivl_0", 31 0, L_0000025a7b0ff6a0;  1 drivers
v0000025a7b043030_0 .net *"_ivl_3", 9 0, L_0000025a7b0fe340;  1 drivers
v0000025a7b043710_0 .net *"_ivl_4", 11 0, L_0000025a7b0ff560;  1 drivers
L_0000025a7b0b2460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025a7b0432b0_0 .net *"_ivl_7", 1 0, L_0000025a7b0b2460;  1 drivers
v0000025a7b0430d0_0 .net "addr", 31 0, v0000025a7b075d00_0;  alias, 1 drivers
v0000025a7b043350_0 .var/i "i", 31 0;
L_0000025a7b0ff6a0 .array/port v0000025a7b042db0, L_0000025a7b0ff560;
L_0000025a7b0fe340 .part v0000025a7b075d00_0, 0, 10;
L_0000025a7b0ff560 .concat [ 10 2 0 0], L_0000025a7b0fe340, L_0000025a7b0b2460;
S_0000025a7afe1320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000025a7b037010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000025a7b07c390 .functor BUFZ 32, L_0000025a7b0fe0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025a7b07c400 .functor BUFZ 32, L_0000025a7b0ffba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025a7b043850_0 .net *"_ivl_0", 31 0, L_0000025a7b0fe0c0;  1 drivers
v0000025a7b043a30_0 .net *"_ivl_10", 6 0, L_0000025a7b0ffa60;  1 drivers
L_0000025a7b0b2538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025a7b022920_0 .net *"_ivl_13", 1 0, L_0000025a7b0b2538;  1 drivers
v0000025a7b022ba0_0 .net *"_ivl_2", 6 0, L_0000025a7b0ff880;  1 drivers
L_0000025a7b0b24f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025a7b0751c0_0 .net *"_ivl_5", 1 0, L_0000025a7b0b24f0;  1 drivers
v0000025a7b0742c0_0 .net *"_ivl_8", 31 0, L_0000025a7b0ffba0;  1 drivers
v0000025a7b075760_0 .net "clk", 0 0, L_0000025a7b07c160;  alias, 1 drivers
v0000025a7b075a80_0 .var/i "i", 31 0;
v0000025a7b0756c0_0 .net "readData1", 31 0, L_0000025a7b07c390;  alias, 1 drivers
v0000025a7b074ae0_0 .net "readData2", 31 0, L_0000025a7b07c400;  alias, 1 drivers
v0000025a7b075ee0_0 .net "readRegister1", 4 0, L_0000025a7b07aa70;  alias, 1 drivers
v0000025a7b075620_0 .net "readRegister2", 4 0, L_0000025a7b0fe200;  alias, 1 drivers
v0000025a7b075120 .array "registers", 31 0, 31 0;
v0000025a7b075580_0 .net "rst", 0 0, v0000025a7b07bc90_0;  alias, 1 drivers
v0000025a7b075e40_0 .net "we", 0 0, v0000025a7b042a90_0;  alias, 1 drivers
v0000025a7b074220_0 .net "writeData", 31 0, L_0000025a7b110220;  alias, 1 drivers
v0000025a7b074f40_0 .net "writeRegister", 4 0, L_0000025a7b0fef20;  alias, 1 drivers
E_0000025a7b03b4d0/0 .event negedge, v0000025a7b043cb0_0;
E_0000025a7b03b4d0/1 .event posedge, v0000025a7b075760_0;
E_0000025a7b03b4d0 .event/or E_0000025a7b03b4d0/0, E_0000025a7b03b4d0/1;
L_0000025a7b0fe0c0 .array/port v0000025a7b075120, L_0000025a7b0ff880;
L_0000025a7b0ff880 .concat [ 5 2 0 0], L_0000025a7b07aa70, L_0000025a7b0b24f0;
L_0000025a7b0ffba0 .array/port v0000025a7b075120, L_0000025a7b0ffa60;
L_0000025a7b0ffa60 .concat [ 5 2 0 0], L_0000025a7b0fe200, L_0000025a7b0b2538;
S_0000025a7afe14b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000025a7afe1320;
 .timescale 0 0;
v0000025a7b0437b0_0 .var/i "i", 31 0;
S_0000025a7afcaf60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000025a7b037010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000025a7b03ad50 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000025a7b07cb70 .functor NOT 1, v0000025a7b042950_0, C4<0>, C4<0>, C4<0>;
v0000025a7b074d60_0 .net *"_ivl_0", 0 0, L_0000025a7b07cb70;  1 drivers
v0000025a7b0744a0_0 .net "in1", 4 0, L_0000025a7b0fe200;  alias, 1 drivers
v0000025a7b074180_0 .net "in2", 4 0, L_0000025a7b07b650;  alias, 1 drivers
v0000025a7b074400_0 .net "out", 4 0, L_0000025a7b0fef20;  alias, 1 drivers
v0000025a7b0745e0_0 .net "s", 0 0, v0000025a7b042950_0;  alias, 1 drivers
L_0000025a7b0fef20 .functor MUXZ 5, L_0000025a7b07b650, L_0000025a7b0fe200, L_0000025a7b07cb70, C4<>;
S_0000025a7afcb0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000025a7b037010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025a7b03b410 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025a7b07cd30 .functor NOT 1, v0000025a7b0435d0_0, C4<0>, C4<0>, C4<0>;
v0000025a7b0753a0_0 .net *"_ivl_0", 0 0, L_0000025a7b07cd30;  1 drivers
v0000025a7b0754e0_0 .net "in1", 31 0, v0000025a7b075300_0;  alias, 1 drivers
v0000025a7b074040_0 .net "in2", 31 0, v0000025a7b074b80_0;  alias, 1 drivers
v0000025a7b075260_0 .net "out", 31 0, L_0000025a7b110220;  alias, 1 drivers
v0000025a7b0758a0_0 .net "s", 0 0, v0000025a7b0435d0_0;  alias, 1 drivers
L_0000025a7b110220 .functor MUXZ 32, v0000025a7b074b80_0, v0000025a7b075300_0, L_0000025a7b07cd30, C4<>;
S_0000025a7b010980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000025a7b037010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000025a7b010b10 .param/l "ADD" 0 9 12, C4<0000>;
P_0000025a7b010b48 .param/l "AND" 0 9 12, C4<0010>;
P_0000025a7b010b80 .param/l "NOR" 0 9 12, C4<0101>;
P_0000025a7b010bb8 .param/l "OR" 0 9 12, C4<0011>;
P_0000025a7b010bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000025a7b010c28 .param/l "SLL" 0 9 12, C4<1000>;
P_0000025a7b010c60 .param/l "SLT" 0 9 12, C4<0110>;
P_0000025a7b010c98 .param/l "SRL" 0 9 12, C4<1001>;
P_0000025a7b010cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000025a7b010d08 .param/l "XOR" 0 9 12, C4<0100>;
P_0000025a7b010d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000025a7b010d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000025a7b0b29b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a7b0749a0_0 .net/2u *"_ivl_0", 31 0, L_0000025a7b0b29b8;  1 drivers
v0000025a7b075b20_0 .net "opSel", 3 0, v0000025a7b042e50_0;  alias, 1 drivers
v0000025a7b074860_0 .net "operand1", 31 0, L_0000025a7b110ae0;  alias, 1 drivers
v0000025a7b074360_0 .net "operand2", 31 0, L_0000025a7b1118a0;  alias, 1 drivers
v0000025a7b075300_0 .var "result", 31 0;
v0000025a7b074e00_0 .net "zero", 0 0, L_0000025a7b111760;  alias, 1 drivers
E_0000025a7b03b010 .event anyedge, v0000025a7b042e50_0, v0000025a7b074860_0, v0000025a7b0441b0_0;
L_0000025a7b111760 .cmp/eq 32, v0000025a7b075300_0, L_0000025a7b0b29b8;
S_0000025a7affa800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000025a7b037010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000025a7b0b10a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025a7b0b10d8 .param/l "add" 0 4 5, C4<100000>;
P_0000025a7b0b1110 .param/l "addi" 0 4 8, C4<001000>;
P_0000025a7b0b1148 .param/l "addu" 0 4 5, C4<100001>;
P_0000025a7b0b1180 .param/l "and_" 0 4 5, C4<100100>;
P_0000025a7b0b11b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025a7b0b11f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000025a7b0b1228 .param/l "bne" 0 4 10, C4<000101>;
P_0000025a7b0b1260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025a7b0b1298 .param/l "j" 0 4 12, C4<000010>;
P_0000025a7b0b12d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000025a7b0b1308 .param/l "jr" 0 4 6, C4<001000>;
P_0000025a7b0b1340 .param/l "lw" 0 4 8, C4<100011>;
P_0000025a7b0b1378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025a7b0b13b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025a7b0b13e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000025a7b0b1420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025a7b0b1458 .param/l "sll" 0 4 6, C4<000000>;
P_0000025a7b0b1490 .param/l "slt" 0 4 5, C4<101010>;
P_0000025a7b0b14c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000025a7b0b1500 .param/l "srl" 0 4 6, C4<000010>;
P_0000025a7b0b1538 .param/l "sub" 0 4 5, C4<100010>;
P_0000025a7b0b1570 .param/l "subu" 0 4 5, C4<100011>;
P_0000025a7b0b15a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000025a7b0b15e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025a7b0b1618 .param/l "xori" 0 4 8, C4<001110>;
v0000025a7b0759e0_0 .var "PCsrc", 0 0;
v0000025a7b0740e0_0 .net "funct", 5 0, L_0000025a7b0ff420;  alias, 1 drivers
v0000025a7b075bc0_0 .net "opcode", 5 0, L_0000025a7b07a570;  alias, 1 drivers
v0000025a7b074540_0 .net "operand1", 31 0, L_0000025a7b07c390;  alias, 1 drivers
v0000025a7b074680_0 .net "operand2", 31 0, L_0000025a7b1118a0;  alias, 1 drivers
v0000025a7b075c60_0 .net "rst", 0 0, v0000025a7b07bc90_0;  alias, 1 drivers
E_0000025a7b03b650/0 .event anyedge, v0000025a7b043cb0_0, v0000025a7b042c70_0, v0000025a7b0756c0_0, v0000025a7b0441b0_0;
E_0000025a7b03b650/1 .event anyedge, v0000025a7b043b70_0;
E_0000025a7b03b650 .event/or E_0000025a7b03b650/0, E_0000025a7b03b650/1;
S_0000025a7affa990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000025a7b037010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000025a7b0747c0 .array "DataMem", 0 1023, 31 0;
v0000025a7b074720_0 .net "address", 31 0, v0000025a7b075300_0;  alias, 1 drivers
v0000025a7b075800_0 .net "clock", 0 0, L_0000025a7b07c940;  1 drivers
v0000025a7b074900_0 .net "data", 31 0, L_0000025a7b07c400;  alias, 1 drivers
v0000025a7b074a40_0 .var/i "i", 31 0;
v0000025a7b074b80_0 .var "q", 31 0;
v0000025a7b075940_0 .net "rden", 0 0, v0000025a7b0442f0_0;  alias, 1 drivers
v0000025a7b075440_0 .net "wren", 0 0, v0000025a7b0428b0_0;  alias, 1 drivers
E_0000025a7b03b0d0 .event posedge, v0000025a7b075800_0;
S_0000025a7afc6a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000025a7b037010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000025a7b03b750 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000025a7b074cc0_0 .net "PCin", 31 0, L_0000025a7b0ff1a0;  alias, 1 drivers
v0000025a7b075d00_0 .var "PCout", 31 0;
v0000025a7b075da0_0 .net "clk", 0 0, L_0000025a7b07c160;  alias, 1 drivers
v0000025a7b074c20_0 .net "rst", 0 0, v0000025a7b07bc90_0;  alias, 1 drivers
    .scope S_0000025a7affa800;
T_0 ;
    %wait E_0000025a7b03b650;
    %load/vec4 v0000025a7b075c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025a7b0759e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025a7b075bc0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000025a7b074540_0;
    %load/vec4 v0000025a7b074680_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000025a7b075bc0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000025a7b074540_0;
    %load/vec4 v0000025a7b074680_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000025a7b075bc0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000025a7b075bc0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000025a7b075bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000025a7b0740e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000025a7b0759e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025a7afc6a80;
T_1 ;
    %wait E_0000025a7b03b4d0;
    %load/vec4 v0000025a7b074c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025a7b075d00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025a7b074cc0_0;
    %assign/vec4 v0000025a7b075d00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025a7af76c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025a7b043350_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000025a7b043350_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025a7b043350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %load/vec4 v0000025a7b043350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025a7b043350_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b042db0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000025a7af769c0;
T_3 ;
    %wait E_0000025a7b03b890;
    %load/vec4 v0000025a7b043cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000025a7b042b30_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025a7b043210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025a7b042a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025a7b0428b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025a7b0435d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025a7b0442f0_0, 0;
    %assign/vec4 v0000025a7b042950_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000025a7b042b30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000025a7b042e50_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000025a7b043210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025a7b042a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025a7b0428b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025a7b0435d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025a7b0442f0_0, 0, 1;
    %store/vec4 v0000025a7b042950_0, 0, 1;
    %load/vec4 v0000025a7b042c70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b042b30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b042950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b042a90_0, 0;
    %load/vec4 v0000025a7b043b70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b043210_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b043210_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b042a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b042950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b043210_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b042a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025a7b042950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b043210_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b042a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b043210_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b042a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b043210_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b042a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b043210_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b042a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b043210_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b0442f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b042a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b043210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b0435d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b0428b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025a7b043210_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025a7b042e50_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025a7afe1320;
T_4 ;
    %wait E_0000025a7b03b4d0;
    %fork t_1, S_0000025a7afe14b0;
    %jmp t_0;
    .scope S_0000025a7afe14b0;
t_1 ;
    %load/vec4 v0000025a7b075580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025a7b0437b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000025a7b0437b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025a7b0437b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b075120, 0, 4;
    %load/vec4 v0000025a7b0437b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025a7b0437b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025a7b075e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000025a7b074220_0;
    %load/vec4 v0000025a7b074f40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b075120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b075120, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000025a7afe1320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025a7afe1320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025a7b075a80_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000025a7b075a80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000025a7b075a80_0;
    %ix/getv/s 4, v0000025a7b075a80_0;
    %load/vec4a v0000025a7b075120, 4;
    %ix/getv/s 4, v0000025a7b075a80_0;
    %load/vec4a v0000025a7b075120, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000025a7b075a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025a7b075a80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000025a7b010980;
T_6 ;
    %wait E_0000025a7b03b010;
    %load/vec4 v0000025a7b075b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025a7b075300_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000025a7b074860_0;
    %load/vec4 v0000025a7b074360_0;
    %add;
    %assign/vec4 v0000025a7b075300_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000025a7b074860_0;
    %load/vec4 v0000025a7b074360_0;
    %sub;
    %assign/vec4 v0000025a7b075300_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000025a7b074860_0;
    %load/vec4 v0000025a7b074360_0;
    %and;
    %assign/vec4 v0000025a7b075300_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000025a7b074860_0;
    %load/vec4 v0000025a7b074360_0;
    %or;
    %assign/vec4 v0000025a7b075300_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000025a7b074860_0;
    %load/vec4 v0000025a7b074360_0;
    %xor;
    %assign/vec4 v0000025a7b075300_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000025a7b074860_0;
    %load/vec4 v0000025a7b074360_0;
    %or;
    %inv;
    %assign/vec4 v0000025a7b075300_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000025a7b074860_0;
    %load/vec4 v0000025a7b074360_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000025a7b075300_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000025a7b074360_0;
    %load/vec4 v0000025a7b074860_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000025a7b075300_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000025a7b074860_0;
    %ix/getv 4, v0000025a7b074360_0;
    %shiftl 4;
    %assign/vec4 v0000025a7b075300_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000025a7b074860_0;
    %ix/getv 4, v0000025a7b074360_0;
    %shiftr 4;
    %assign/vec4 v0000025a7b075300_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000025a7affa990;
T_7 ;
    %wait E_0000025a7b03b0d0;
    %load/vec4 v0000025a7b075940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000025a7b074720_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000025a7b0747c0, 4;
    %assign/vec4 v0000025a7b074b80_0, 0;
T_7.0 ;
    %load/vec4 v0000025a7b075440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000025a7b074900_0;
    %ix/getv 3, v0000025a7b074720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b0747c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025a7affa990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025a7b074a40_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000025a7b074a40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025a7b074a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a7b0747c0, 0, 4;
    %load/vec4 v0000025a7b074a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025a7b074a40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000025a7affa990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025a7b074a40_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000025a7b074a40_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000025a7b074a40_0;
    %load/vec4a v0000025a7b0747c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000025a7b074a40_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000025a7b074a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025a7b074a40_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000025a7b037010;
T_10 ;
    %wait E_0000025a7b03b4d0;
    %load/vec4 v0000025a7b07ab10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025a7b07a430_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025a7b07a430_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000025a7b07a430_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025a7b036cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a7b07a390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a7b07bc90_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000025a7b036cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000025a7b07a390_0;
    %inv;
    %assign/vec4 v0000025a7b07a390_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025a7b036cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a7b07bc90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a7b07bc90_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000025a7b07a4d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
