

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_360_1'
================================================================
* Date:           Tue Jun 18 12:24:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.691 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      194|      194|  0.970 us|  0.970 us|  194|  194|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_360_1  |      192|      192|         3|          3|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx36 = alloca i32 1"   --->   Operation 6 'alloca' 'idx36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_buf_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_buf"   --->   Operation 7 'read' 'out_buf_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %idx36"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i20"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx36_load = load i7 %idx36" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 10 'load' 'idx36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.85ns)   --->   "%icmp_ln360 = icmp_eq  i7 %idx36_load, i7 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 11 'icmp' 'icmp_ln360' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%add_ln360 = add i7 %idx36_load, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 13 'add' 'add_ln360' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln360 = br i1 %icmp_ln360, void %for.body.i, void %BoundIDctMatrix.exit.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 14 'br' 'br_ln360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %idx36_load, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:359->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i9 %shl_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:359->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 16 'zext' 'zext_ln359' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.93ns)   --->   "%mptr = add i10 %zext_ln359, i10 %out_buf_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:359->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 17 'add' 'mptr' <Predicate = (!icmp_ln360)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %mptr, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 18 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln361 = zext i8 %lshr_ln6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 19 'zext' 'zext_ln361' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln361" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 20 'getelementptr' 'IDCTBuff_addr' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 21 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln360)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln360)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln361 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 22 'specpipeline' 'specpipeline_ln361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln360 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 23 'specloopname' 'specloopname_ln360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 24 'load' 'IDCTBuff_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %IDCTBuff_load, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln361 = br i1 %tmp, void %if.else.i22, void %if.then.i21" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 26 'br' 'br_ln361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %IDCTBuff_load, i32 8, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:363->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 27 'partselect' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln363 = icmp_sgt  i24 %tmp_4, i24 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:363->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 28 'icmp' 'icmp_ln363' <Predicate = (!tmp)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln363 = br i1 %icmp_ln363, void %if.end.i23, void %if.then3.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:363->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 29 'br' 'br_ln363' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln362 = store i32 0, i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:362->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 30 'store' 'store_ln362' <Predicate = (tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln363 = br void %for.inc.i25" [benchmarks/chstone/jpeg/src/jpeg_decode.c:363->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 31 'br' 'br_ln363' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln364 = store i32 255, i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:364->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 32 'store' 'store_ln364' <Predicate = (!icmp_ln360 & !tmp & icmp_ln363)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln365 = br void %if.end.i23" [benchmarks/chstone/jpeg/src/jpeg_decode.c:365->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 33 'br' 'br_ln365' <Predicate = (!icmp_ln360 & !tmp & icmp_ln363)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i25"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln360 & !tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln360 = store i7 %add_ln360, i7 %idx36" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 35 'store' 'store_ln360' <Predicate = (!icmp_ln360)> <Delay = 0.46>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln360 = br void %for.cond.i20" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 36 'br' 'br_ln360' <Predicate = (!icmp_ln360)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.691ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'idx36' [5]  (0.460 ns)
	'load' operation 7 bit ('idx36_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785) on local variable 'idx36' [8]  (0.000 ns)
	'add' operation 10 bit ('mptr', benchmarks/chstone/jpeg/src/jpeg_decode.c:359->benchmarks/chstone/jpeg/src/jpeg_decode.c:785) [16]  (0.933 ns)
	'getelementptr' operation 9 bit ('IDCTBuff_addr', benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785) [21]  (0.000 ns)
	'load' operation 32 bit ('IDCTBuff_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785) on array 'IDCTBuff' [22]  (1.297 ns)

 <State 2>: 2.594ns
The critical path consists of the following:
	'load' operation 32 bit ('IDCTBuff_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785) on array 'IDCTBuff' [22]  (1.297 ns)
	'icmp' operation 1 bit ('icmp_ln363', benchmarks/chstone/jpeg/src/jpeg_decode.c:363->benchmarks/chstone/jpeg/src/jpeg_decode.c:785) [27]  (1.131 ns)
	blocking operation 0.1655 ns on control path)

 <State 3>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln364', benchmarks/chstone/jpeg/src/jpeg_decode.c:364->benchmarks/chstone/jpeg/src/jpeg_decode.c:785) of constant 255 on array 'IDCTBuff' [30]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
