#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Sun Nov  6 16:52:42 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Sun Nov  6 16:53:09 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  10.000       {0 5}          Declared                 0           1  {clk} 
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                          5.000        {0 2.5}        Generated (sys_clk)   2699           0  {pll1/u_pll_e1/goppll/CLKOUT0}
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                            200.000 MHz      47.019 MHz          5.000         21.268        -16.268
 jtag_TCK_Inferred            1.000 MHz     131.857 MHz       1000.000          7.584        496.208
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                   -16.268  -76092.029           7682          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.208       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.254       0.000              0          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.250       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                    -4.017   -2564.501           1316           1660
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.930       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred              1.555       0.000              0           2699
 jtag_TCK_Inferred                                 499.255       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                   -12.897  -56078.505           7173          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.956       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.298       0.000              0          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.245       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                    -2.385    -924.077           1082           1660
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.923       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred              1.882       0.000              0           2699
 jtag_TCK_Inferred                                 499.527       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.143
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.858       4.880         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.261       5.141 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.861       6.002         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.282       6.284 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.277       6.561         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.209       6.770 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.446       7.216         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.169       7.385 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.814       8.199         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.169       8.368 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.262       8.630         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.282       8.912 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.262       9.174         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.276       9.450 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.264       9.714         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.164       9.878 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.479      10.357         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.164      10.521 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        1.225      11.746         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.238      11.984 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      11.984         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.097      12.081 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.081         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      12.141 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      12.141         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.097      12.238 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.238         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      12.298 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      12.298         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.097      12.395 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.395         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      12.455 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      12.455         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.097      12.552 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.552         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      12.612 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      12.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.097      12.709 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.709         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      12.769 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      12.769         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.097      12.866 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.866         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.060      12.926 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      12.926         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.097      13.023 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.023         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.198      13.221 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.262      13.483         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.164      13.647 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.736      14.383         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.281      14.664 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      14.664         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.380      15.044 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.262      15.306         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.216      15.522 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.261      15.783         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.169      15.952 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.560      16.512         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.207      16.719 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        1.063      17.782         l1/u_rib/_N18648 
 CLMA_78_172/Y0                    td                    0.164      17.946 r       l1/u_rib/N351/gateop_perm/Z
                                   net (fanout=16)       0.470      18.416         l1/u_rib/N351    
 CLMS_78_165/Y0                    td                    0.383      18.799 r       l1/u_rib/N169_44_3/gateop/F
                                   net (fanout=1)        1.344      20.143         l1/u_rib/_N15723 
 CLMA_30_153/Y2                    td                    0.389      20.532 r       l1/u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=8)        0.267      20.799         l1/u_rib/mux_s_data [12]
 CLMA_30_152/Y1                    td                    0.276      21.075 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop_perm/Z
                                   net (fanout=3)        0.980      22.055         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2727
 CLMA_78_144/Y6CD                  td                    0.211      22.266 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[4]_muxf6/F
                                   net (fanout=6)        0.754      23.020         l1/_N2983        
 CLMA_78_124/Y1                    td                    0.209      23.229 r       l1/u_rib/N239_44/gateop/F
                                   net (fanout=8)        2.547      25.776         l1/s1_data_o [4] 
 DRM_62_0/DA0[4]                                                           r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                  25.776         Logic Levels: 27 
                                                                                   Logic: 6.500ns(31.106%), Route: 14.396ns(68.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.572       9.143         ntclkbufg_1      
 DRM_62_0/CLKA[0]                                                          r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.451       9.594                          
 clock uncertainty                                      -0.150       9.444                          

 Setup time                                              0.064       9.508                          

 Data required time                                                  9.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.508                          
 Data arrival time                                                 -25.776                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -16.268                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[14]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.131
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.858       4.880         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.261       5.141 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.861       6.002         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.282       6.284 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.277       6.561         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.209       6.770 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.446       7.216         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.169       7.385 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.814       8.199         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.169       8.368 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.262       8.630         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.282       8.912 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.262       9.174         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.276       9.450 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.264       9.714         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.164       9.878 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.479      10.357         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.164      10.521 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        1.225      11.746         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.238      11.984 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      11.984         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.097      12.081 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.081         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      12.141 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      12.141         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.097      12.238 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.238         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      12.298 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      12.298         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.097      12.395 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.395         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      12.455 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      12.455         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.097      12.552 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.552         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      12.612 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      12.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.097      12.709 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.709         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      12.769 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      12.769         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.097      12.866 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.866         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.060      12.926 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      12.926         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.097      13.023 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.023         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.198      13.221 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.262      13.483         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.164      13.647 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.736      14.383         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.281      14.664 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      14.664         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.380      15.044 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.262      15.306         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.216      15.522 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.261      15.783         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.169      15.952 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.560      16.512         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.207      16.719 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        0.978      17.697         l1/u_rib/_N18648 
 CLMA_70_169/Y2                    td                    0.284      17.981 r       l1/u_rib/N352_1/gateop_perm/Z
                                   net (fanout=54)       0.522      18.503         l1/_N13798       
 CLMS_78_157/Y2                    td                    0.165      18.668 r       l1/u_rib/N352_3/gateop/Z
                                   net (fanout=31)       0.938      19.606         l1/u_rib/slave_sel [2]
 CLMA_70_156/Y0                    td                    0.387      19.993 r       l1/u_rib/N169_63_5/gateop_perm/Z
                                   net (fanout=10)       0.268      20.261         l1/u_rib/mux_s_data [31]
 CLMA_70_156/Y3                    td                    0.169      20.430 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/Y1
                                   net (fanout=1)        0.261      20.691         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2731
 CLMA_70_157/Y3                    td                    0.209      20.900 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/gateop_perm/Z
                                   net (fanout=72)       0.851      21.751         l1/_N2931        
 CLMA_58_173/Y3                    td                    0.169      21.920 r       l1/u_rib/N219_29/gateop/Z
                                   net (fanout=16)       3.841      25.761         l1/s0_data_o [29]
 DRM_122_0/DA0[14]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[14]

 Data arrival time                                                  25.761         Logic Levels: 27 
                                                                                   Logic: 6.251ns(29.936%), Route: 14.630ns(70.064%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.560       9.131         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.451       9.582                          
 clock uncertainty                                      -0.150       9.432                          

 Setup time                                              0.064       9.496                          

 Data required time                                                  9.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.496                          
 Data arrival time                                                 -25.761                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -16.265                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.106
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.858       4.880         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.261       5.141 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.861       6.002         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.282       6.284 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.277       6.561         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.209       6.770 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.446       7.216         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.169       7.385 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.814       8.199         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.169       8.368 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.262       8.630         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.282       8.912 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.262       9.174         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.276       9.450 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.264       9.714         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.164       9.878 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.479      10.357         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.164      10.521 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        1.225      11.746         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.238      11.984 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      11.984         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.097      12.081 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.081         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      12.141 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      12.141         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.097      12.238 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.238         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      12.298 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      12.298         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.097      12.395 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.395         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      12.455 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      12.455         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.097      12.552 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.552         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      12.612 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      12.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.097      12.709 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.709         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      12.769 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      12.769         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.097      12.866 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.866         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.060      12.926 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      12.926         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.097      13.023 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.023         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.198      13.221 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.262      13.483         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.164      13.647 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.736      14.383         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.281      14.664 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      14.664         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.380      15.044 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.262      15.306         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.216      15.522 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.261      15.783         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.169      15.952 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.560      16.512         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.207      16.719 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        1.063      17.782         l1/u_rib/_N18648 
 CLMA_78_172/Y0                    td                    0.164      17.946 r       l1/u_rib/N351/gateop_perm/Z
                                   net (fanout=16)       1.371      19.317         l1/u_rib/N351    
 CLMA_30_136/Y1                    td                    0.377      19.694 r       l1/u_rib/N169_43_3/gateop/F
                                   net (fanout=1)        0.262      19.956         l1/u_rib/_N15720 
 CLMA_30_136/Y0                    td                    0.164      20.120 r       l1/u_rib/N169_43_5/gateop_perm/Z
                                   net (fanout=10)       1.025      21.145         l1/u_rib/mux_s_data [11]
 CLMS_46_173/Y3                    td                    0.169      21.314 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[3]/gateop_perm/Z
                                   net (fanout=1)        0.262      21.576         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2726
 CLMS_46_173/Y6AB                  td                    0.377      21.953 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[3]_muxf6/F
                                   net (fanout=6)        0.643      22.596         l1/_N2982        
 CLMS_46_141/Y0                    td                    0.164      22.760 r       l1/u_rib/N219_41/gateop_perm/Z
                                   net (fanout=16)       2.903      25.663         l1/s0_data_o [3] 
 DRM_122_144/DA0[3]                                                        r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                  25.663         Logic Levels: 27 
                                                                                   Logic: 6.283ns(30.231%), Route: 14.500ns(69.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.535       9.106         ntclkbufg_1      
 DRM_122_144/CLKA[0]                                                       r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.451       9.557                          
 clock uncertainty                                      -0.150       9.407                          

 Setup time                                              0.064       9.471                          

 Data required time                                                  9.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.471                          
 Data arrival time                                                 -25.663                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -16.192                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.878
  Launch Clock Delay      :  4.143
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.572       4.143         ntclkbufg_1      
 CLMA_86_280/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/CLK

 CLMA_86_280/Q0                    tco                   0.223       4.366 f       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.299       4.665         l1/u_tinyriscv_core/ie_dec_pc_o [22]
 CLMA_82_281/M0                                                            f       l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/D

 Data arrival time                                                   4.665         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.720%), Route: 0.299ns(57.280%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.856       4.878         ntclkbufg_1      
 CLMA_82_281/CLK                                                           r       l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/CLK
 clock pessimism                                        -0.451       4.427                          
 clock uncertainty                                       0.000       4.427                          

 Hold time                                              -0.016       4.411                          

 Data required time                                                  4.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.411                          
 Data arrival time                                                  -4.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_csr_reg/mstatus[13]/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/csr_wdata_o[13]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  4.184
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.613       4.184         ntclkbufg_1      
 CLMA_78_252/CLK                                                           r       l1/u_tinyriscv_core/u_csr_reg/mstatus[13]/opit_0/CLK

 CLMA_78_252/Q0                    tco                   0.223       4.407 f       l1/u_tinyriscv_core/u_csr_reg/mstatus[13]/opit_0/Q
                                   net (fanout=2)        0.259       4.666         l1/u_tinyriscv_core/csr_mstatus_o [13]
 CLMA_78_244/A4                                                            f       l1/u_tinyriscv_core/u_clint/csr_wdata_o[13]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.666         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.880       4.902         ntclkbufg_1      
 CLMA_78_244/CLK                                                           r       l1/u_tinyriscv_core/u_clint/csr_wdata_o[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.451                          
 clock uncertainty                                       0.000       4.451                          

 Hold time                                              -0.081       4.370                          

 Data required time                                                  4.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.370                          
 Data arrival time                                                  -4.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/B4
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.875
  Launch Clock Delay      :  4.147
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.576       4.147         ntclkbufg_1      
 CLMA_46_260/CLK                                                           r       l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/CLK

 CLMA_46_260/Q0                    tco                   0.223       4.370 f       l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/Q
                                   net (fanout=40)       0.223       4.593         l1/u_tinyriscv_core/u_clint/N100 [1]
 CLMA_46_244/B4                                                            f       l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/B4

 Data arrival time                                                   4.593         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.000%), Route: 0.223ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.853       4.875         ntclkbufg_1      
 CLMA_46_244/CLK                                                           r       l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.451       4.424                          
 clock uncertainty                                       0.000       4.424                          

 Hold time                                              -0.131       4.293                          

 Data required time                                                  4.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.293                          
 Data arrival time                                                  -4.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.918
  Launch Clock Delay      :  5.749
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.567     503.967         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.967 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.749         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.241     505.990 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.738     506.728         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.377     507.105 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.454     507.559         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.169     507.728 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.238     508.966         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE

 Data arrival time                                                 508.966         Logic Levels: 2  
                                                                                   Logic: 0.787ns(24.464%), Route: 2.430ns(75.536%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267    1003.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.534    1004.918         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CLK
 clock pessimism                                         0.583    1005.501                          
 clock uncertainty                                      -0.050    1005.451                          

 Setup time                                             -0.277    1005.174                          

 Data required time                                               1005.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.174                          
 Data arrival time                                                -508.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.208                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.918
  Launch Clock Delay      :  5.749
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.567     503.967         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.967 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.749         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.241     505.990 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.738     506.728         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.377     507.105 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.454     507.559         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.169     507.728 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.238     508.966         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CE

 Data arrival time                                                 508.966         Logic Levels: 2  
                                                                                   Logic: 0.787ns(24.464%), Route: 2.430ns(75.536%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267    1003.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.534    1004.918         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CLK
 clock pessimism                                         0.583    1005.501                          
 clock uncertainty                                      -0.050    1005.451                          

 Setup time                                             -0.277    1005.174                          

 Data required time                                               1005.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.174                          
 Data arrival time                                                -508.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.208                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.918
  Launch Clock Delay      :  5.749
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.567     503.967         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.967 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.749         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.241     505.990 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.738     506.728         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.377     507.105 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.454     507.559         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.169     507.728 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.238     508.966         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE

 Data arrival time                                                 508.966         Logic Levels: 2  
                                                                                   Logic: 0.787ns(24.464%), Route: 2.430ns(75.536%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267    1003.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.534    1004.918         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CLK
 clock pessimism                                         0.583    1005.501                          
 clock uncertainty                                      -0.050    1005.451                          

 Setup time                                             -0.277    1005.174                          

 Data required time                                               1005.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.174                          
 Data arrival time                                                -508.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.208                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/L1
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.883
  Launch Clock Delay      :  4.915
  Clock Pessimism Removal :  -0.684

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267       3.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.531       4.915         ntclkbufg_0      
 CLMS_86_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/CLK

 CLMS_86_69/Q0                     tco                   0.223       5.138 f       l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.145       5.283         l1/u_jtag_top/u_jtag_driver/shift_reg [3]
 CLMS_78_69/A1                                                             f       l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.283         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.769       4.068         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.068 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.815       5.883         ntclkbufg_0      
 CLMS_78_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.684       5.199                          
 clock uncertainty                                       0.000       5.199                          

 Hold time                                              -0.166       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                  -5.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.862
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  -0.929

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267       3.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.516       4.900         ntclkbufg_0      
 CLMA_54_68/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_68/Q1                     tco                   0.223       5.123 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       5.267         l1/u_jtag_top/u_jtag_driver/rx_data [23]
 CLMS_54_69/AD                                                             f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D

 Data arrival time                                                   5.267         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.769       4.068         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.068 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.794       5.862         ntclkbufg_0      
 CLMS_54_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/CLK
 clock pessimism                                        -0.929       4.933                          
 clock uncertainty                                       0.000       4.933                          

 Hold time                                               0.033       4.966                          

 Data required time                                                  4.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.966                          
 Data arrival time                                                  -5.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.862
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  -0.929

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267       3.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.516       4.900         ntclkbufg_0      
 CLMA_54_68/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_68/Q2                     tco                   0.223       5.123 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.145       5.268         l1/u_jtag_top/u_jtag_driver/rx_data [14]
 CLMS_54_69/CD                                                             f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D

 Data arrival time                                                   5.268         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.769       4.068         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.068 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.794       5.862         ntclkbufg_0      
 CLMS_54_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/CLK
 clock pessimism                                        -0.929       4.933                          
 clock uncertainty                                       0.000       4.933                          

 Hold time                                               0.033       4.966                          

 Data required time                                                  4.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.966                          
 Data arrival time                                                  -5.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.092
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.883       9.000         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.389       9.389 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      2.479      11.868         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMA_30_105/RSCO                  td                    0.118      11.986 r       l1/uart_0/rx_clk_edge_cnt[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.986         _N223            
 CLMA_30_109/RSCO                  td                    0.089      12.075 r       l1/uart_0/rx_div_cnt[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.075         _N222            
 CLMA_30_113/RSCO                  td                    0.089      12.164 r       l1/uart_0/rx_data[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.164         _N221            
 CLMA_30_117/RSCO                  td                    0.089      12.253 r       l1/uart_0/uart_status[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.253         _N220            
 CLMA_30_121/RSCO                  td                    0.089      12.342 r       l1/uart_0/uart_rx[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.342         _N219            
 CLMA_30_125/RSCO                  td                    0.089      12.431 r       l1/uart_0/data_r[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.431         _N218            
 CLMA_30_129/RSCO                  td                    0.089      12.520 r       l1/uart_0/data_r[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.520         _N217            
 CLMA_30_133/RSCO                  td                    0.089      12.609 r       l1/uart_0/data_r[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.609         _N216            
 CLMA_30_137/RSCO                  td                    0.089      12.698 r       l1/timer_0/timer_value[12]/opit_0/RSOUT
                                   net (fanout=1)        0.000      12.698         _N215            
 CLMA_30_141/RSCO                  td                    0.089      12.787 r       l1/timer_0/timer_value[4]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.787         _N214            
 CLMA_30_145/RSCO                  td                    0.089      12.876 r       l1/timer_0/data_r[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.876         _N213            
 CLMA_30_149/RSCO                  td                    0.089      12.965 r       l1/timer_0/timer_value[15]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.965         _N212            
 CLMA_30_153/RSCO                  td                    0.089      13.054 r       l1/timer_0/data_r[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.054         _N211            
 CLMA_30_157/RSCO                  td                    0.089      13.143 r       l1/timer_0/data_r[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.143         _N210            
 CLMA_30_161/RSCO                  td                    0.089      13.232 r       l1/timer_0/data_r[31]/opit_0_L5Q/RSOUT
                                   net (fanout=4)        0.000      13.232         _N209            
 CLMA_30_165/RSCO                  td                    0.089      13.321 r       l1/timer_0/data_r[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.321         _N208            
 CLMA_30_169/RSCO                  td                    0.089      13.410 r       l1/timer_0/timer_value[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000      13.410         _N207            
 CLMA_30_173/RSCI                                                          r       l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/RS

 Data arrival time                                                  13.410         Logic Levels: 18 
                                                                                   Logic: 2.192ns(25.625%), Route: 6.362ns(74.375%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.521       9.092         ntclkbufg_1      
 CLMA_30_173/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/CLK
 clock pessimism                                         0.451       9.543                          
 clock uncertainty                                      -0.150       9.393                          

 Recovery time                                           0.000       9.393                          

 Data required time                                                  9.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.393                          
 Data arrival time                                                 -13.410                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.017                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/timer_0/timer_value[28]/opit_0/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.097
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.883       9.000         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.389       9.389 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      2.479      11.868         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMA_30_105/RSCO                  td                    0.118      11.986 r       l1/uart_0/rx_clk_edge_cnt[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.986         _N223            
 CLMA_30_109/RSCO                  td                    0.089      12.075 r       l1/uart_0/rx_div_cnt[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.075         _N222            
 CLMA_30_113/RSCO                  td                    0.089      12.164 r       l1/uart_0/rx_data[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.164         _N221            
 CLMA_30_117/RSCO                  td                    0.089      12.253 r       l1/uart_0/uart_status[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.253         _N220            
 CLMA_30_121/RSCO                  td                    0.089      12.342 r       l1/uart_0/uart_rx[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.342         _N219            
 CLMA_30_125/RSCO                  td                    0.089      12.431 r       l1/uart_0/data_r[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.431         _N218            
 CLMA_30_129/RSCO                  td                    0.089      12.520 r       l1/uart_0/data_r[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.520         _N217            
 CLMA_30_133/RSCO                  td                    0.089      12.609 r       l1/uart_0/data_r[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.609         _N216            
 CLMA_30_137/RSCO                  td                    0.089      12.698 r       l1/timer_0/timer_value[12]/opit_0/RSOUT
                                   net (fanout=1)        0.000      12.698         _N215            
 CLMA_30_141/RSCO                  td                    0.089      12.787 r       l1/timer_0/timer_value[4]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.787         _N214            
 CLMA_30_145/RSCO                  td                    0.089      12.876 r       l1/timer_0/data_r[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.876         _N213            
 CLMA_30_149/RSCO                  td                    0.089      12.965 r       l1/timer_0/timer_value[15]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.965         _N212            
 CLMA_30_153/RSCO                  td                    0.089      13.054 r       l1/timer_0/data_r[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.054         _N211            
 CLMA_30_157/RSCO                  td                    0.089      13.143 r       l1/timer_0/data_r[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.143         _N210            
 CLMA_30_161/RSCO                  td                    0.089      13.232 r       l1/timer_0/data_r[31]/opit_0_L5Q/RSOUT
                                   net (fanout=4)        0.000      13.232         _N209            
 CLMA_30_165/RSCO                  td                    0.089      13.321 r       l1/timer_0/data_r[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.321         _N208            
 CLMA_30_169/RSCI                                                          r       l1/timer_0/timer_value[28]/opit_0/RS

 Data arrival time                                                  13.321         Logic Levels: 17 
                                                                                   Logic: 2.103ns(24.843%), Route: 6.362ns(75.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.526       9.097         ntclkbufg_1      
 CLMA_30_169/CLK                                                           r       l1/timer_0/timer_value[28]/opit_0/CLK
 clock pessimism                                         0.451       9.548                          
 clock uncertainty                                      -0.150       9.398                          

 Recovery time                                           0.000       9.398                          

 Data required time                                                  9.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.398                          
 Data arrival time                                                 -13.321                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.923                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/timer_0/timer_value[26]/opit_0/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.097
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.883       9.000         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.389       9.389 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      2.479      11.868         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMA_30_105/RSCO                  td                    0.118      11.986 r       l1/uart_0/rx_clk_edge_cnt[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.986         _N223            
 CLMA_30_109/RSCO                  td                    0.089      12.075 r       l1/uart_0/rx_div_cnt[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.075         _N222            
 CLMA_30_113/RSCO                  td                    0.089      12.164 r       l1/uart_0/rx_data[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.164         _N221            
 CLMA_30_117/RSCO                  td                    0.089      12.253 r       l1/uart_0/uart_status[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.253         _N220            
 CLMA_30_121/RSCO                  td                    0.089      12.342 r       l1/uart_0/uart_rx[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.342         _N219            
 CLMA_30_125/RSCO                  td                    0.089      12.431 r       l1/uart_0/data_r[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.431         _N218            
 CLMA_30_129/RSCO                  td                    0.089      12.520 r       l1/uart_0/data_r[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.520         _N217            
 CLMA_30_133/RSCO                  td                    0.089      12.609 r       l1/uart_0/data_r[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.609         _N216            
 CLMA_30_137/RSCO                  td                    0.089      12.698 r       l1/timer_0/timer_value[12]/opit_0/RSOUT
                                   net (fanout=1)        0.000      12.698         _N215            
 CLMA_30_141/RSCO                  td                    0.089      12.787 r       l1/timer_0/timer_value[4]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.787         _N214            
 CLMA_30_145/RSCO                  td                    0.089      12.876 r       l1/timer_0/data_r[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.876         _N213            
 CLMA_30_149/RSCO                  td                    0.089      12.965 r       l1/timer_0/timer_value[15]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.965         _N212            
 CLMA_30_153/RSCO                  td                    0.089      13.054 r       l1/timer_0/data_r[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.054         _N211            
 CLMA_30_157/RSCO                  td                    0.089      13.143 r       l1/timer_0/data_r[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.143         _N210            
 CLMA_30_161/RSCO                  td                    0.089      13.232 r       l1/timer_0/data_r[31]/opit_0_L5Q/RSOUT
                                   net (fanout=4)        0.000      13.232         _N209            
 CLMA_30_165/RSCO                  td                    0.089      13.321 r       l1/timer_0/data_r[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.321         _N208            
 CLMA_30_169/RSCI                                                          r       l1/timer_0/timer_value[26]/opit_0/RS

 Data arrival time                                                  13.321         Logic Levels: 17 
                                                                                   Logic: 2.103ns(24.843%), Route: 6.362ns(75.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.526       9.097         ntclkbufg_1      
 CLMA_30_169/CLK                                                           r       l1/timer_0/timer_value[26]/opit_0/CLK
 clock pessimism                                         0.451       9.548                          
 clock uncertainty                                      -0.150       9.398                          

 Recovery time                                           0.000       9.398                          

 Data required time                                                  9.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.398                          
 Data arrival time                                                 -13.321                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.923                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.872
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.556       4.127         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.223       4.350 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.897       5.247         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.104       5.351 r       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.351         _N37             
 CLMA_78_96/RSCI                                                           r       l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.351         Logic Levels: 1  
                                                                                   Logic: 0.327ns(26.716%), Route: 0.897ns(73.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.850       4.872         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.421                          
 clock uncertainty                                       0.000       4.421                          

 Removal time                                            0.000       4.421                          

 Data required time                                                  4.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.421                          
 Data arrival time                                                  -5.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.930                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.872
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.556       4.127         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.223       4.350 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.897       5.247         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.104       5.351 r       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.351         _N37             
 CLMA_78_96/RSCI                                                           r       l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.351         Logic Levels: 1  
                                                                                   Logic: 0.327ns(26.716%), Route: 0.897ns(73.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.850       4.872         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.421                          
 clock uncertainty                                       0.000       4.421                          

 Removal time                                            0.000       4.421                          

 Data required time                                                  4.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.421                          
 Data arrival time                                                  -5.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.930                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.872
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.556       4.127         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.223       4.350 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.897       5.247         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.104       5.351 r       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.351         _N37             
 CLMA_78_96/RSCI                                                           r       l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.351         Logic Levels: 1  
                                                                                   Logic: 0.327ns(26.716%), Route: 0.897ns(73.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.850       4.872         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.421                          
 clock uncertainty                                       0.000       4.421                          

 Removal time                                            0.000       4.421                          

 Data required time                                                  4.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.421                          
 Data arrival time                                                  -5.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.930                          
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.794       4.816         ntclkbufg_1      
 CLMA_54_176/CLK                                                           r       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_54_176/Q1                    tco                   0.261       5.077 r       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.900       6.977         l1/gpio_ctrl [2] 
 CLMA_82_112/Y2                    td                    0.389       7.366 r       l1/N103inv/gateop_perm/Z
                                   net (fanout=1)        1.454       8.820         l1/N103_inv      
 IOL_151_101/TO                    td                    0.129       8.949 r       l1.gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       8.949         l1.gpio_tri[1]/ntT
 IOBS_152_101/PAD                  tse                   2.788      11.737 f       l1.gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.164      11.901         nt_gpio[1]       
 V11                                                                       f       gpio[1] (port)   

 Data arrival time                                                  11.901         Logic Levels: 3  
                                                                                   Logic: 3.567ns(50.346%), Route: 3.518ns(49.654%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.861       4.883         ntclkbufg_1      
 CLMA_70_133/CLK                                                           r       l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/CLK

 CLMA_70_133/Q0                    tco                   0.261       5.144 r       l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.871       7.015         l1/gpio_ctrl [0] 
 CLMS_78_113/Y1                    td                    0.169       7.184 r       l1/N101inv/gateop_perm/Z
                                   net (fanout=1)        1.472       8.656         l1/N101_inv      
 IOL_151_102/TO                    td                    0.129       8.785 r       l1.gpio_tri[0]/opit_1/T
                                   net (fanout=1)        0.000       8.785         l1.gpio_tri[0]/ntT
 IOBD_152_102/PAD                  tse                   2.788      11.573 f       l1.gpio_tri[0]/opit_0/IO
                                   net (fanout=1)        0.157      11.730         nt_gpio[0]       
 U11                                                                       f       gpio[0] (port)   

 Data arrival time                                                  11.730         Logic Levels: 3  
                                                                                   Logic: 3.347ns(48.883%), Route: 3.500ns(51.117%)
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.822       4.844         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_58_88/Q0                     tco                   0.261       5.105 r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       1.219       6.324         l1/u_jtag_top/u_jtag_dm/dmstatus [9]
 CLMA_90_109/Y1                    td                    0.179       6.503 f       l1/N4/gateop_perm/Z
                                   net (fanout=1)        0.967       7.470         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       7.592 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.592         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      10.380 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      10.541         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  10.541         Logic Levels: 3  
                                                                                   Logic: 3.350ns(58.803%), Route: 2.347ns(41.197%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : l1/u_jtag_top/u_jtag_driver/jtag_state_3/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    1.020       1.079 f       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.079         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.095       1.174 f       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.571       1.745         nt_jtag_TMS      
 CLMA_102_72/D1                                                            f       l1/u_jtag_top/u_jtag_driver/jtag_state_3/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.745         Logic Levels: 2  
                                                                                   Logic: 1.115ns(63.897%), Route: 0.630ns(36.103%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[13]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  3.927
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.927         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.209       4.136 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.689       4.825         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.226       5.051 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.260       5.311         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.167       5.478 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.350       5.828         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.135       5.963 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.659       6.622         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.135       6.757 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.242       6.999         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.226       7.225 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.242       7.467         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.221       7.688 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.243       7.931         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.131       8.062 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.382       8.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.131       8.575 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        0.952       9.527         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.190       9.717 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       9.717         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.083       9.800 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.800         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       9.855 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.855         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.083       9.938 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.938         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.055       9.993 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.993         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.083      10.076 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.076         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.055      10.131 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      10.131         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.083      10.214 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.214         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.055      10.269 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      10.269         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.083      10.352 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.352         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.055      10.407 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      10.407         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.083      10.490 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.490         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.055      10.545 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      10.545         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.083      10.628 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.628         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.158      10.786 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.241      11.027         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.131      11.158 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.587      11.745         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.225      11.970 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.970         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.305      12.275 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.241      12.516         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.173      12.689 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.240      12.929         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.135      13.064 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.439      13.503         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.165      13.668 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        0.771      14.439         l1/u_rib/_N18648 
 CLMA_70_169/Y2                    td                    0.227      14.666 r       l1/u_rib/N352_1/gateop_perm/Z
                                   net (fanout=54)       0.419      15.085         l1/_N13798       
 CLMS_78_157/Y2                    td                    0.132      15.217 r       l1/u_rib/N352_3/gateop/Z
                                   net (fanout=31)       0.745      15.962         l1/u_rib/slave_sel [2]
 CLMA_70_156/Y0                    td                    0.310      16.272 r       l1/u_rib/N169_63_5/gateop_perm/Z
                                   net (fanout=10)       0.249      16.521         l1/u_rib/mux_s_data [31]
 CLMA_70_156/Y3                    td                    0.135      16.656 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/Y1
                                   net (fanout=1)        0.240      16.896         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2731
 CLMA_70_157/Y3                    td                    0.167      17.063 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/gateop_perm/Z
                                   net (fanout=72)       0.720      17.783         l1/_N2931        
 CLMS_54_177/Y2                    td                    0.227      18.010 f       l1/u_rib/N219_28/gateop_perm/Z
                                   net (fanout=16)       3.464      21.474         l1/s0_data_o [28]
 DRM_122_0/DA0[13]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[13]

 Data arrival time                                                  21.474         Logic Levels: 27 
                                                                                   Logic: 5.172ns(29.475%), Route: 12.375ns(70.525%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294       8.400         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.308       8.708                          
 clock uncertainty                                      -0.150       8.558                          

 Setup time                                              0.019       8.577                          

 Data required time                                                  8.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.577                          
 Data arrival time                                                 -21.474                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -12.897                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[14]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  3.927
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.927         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.209       4.136 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.689       4.825         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.226       5.051 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.260       5.311         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.167       5.478 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.350       5.828         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.135       5.963 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.659       6.622         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.135       6.757 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.242       6.999         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.226       7.225 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.242       7.467         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.221       7.688 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.243       7.931         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.131       8.062 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.382       8.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.131       8.575 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        0.952       9.527         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.190       9.717 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       9.717         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.083       9.800 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.800         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       9.855 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.855         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.083       9.938 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.938         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.055       9.993 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.993         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.083      10.076 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.076         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.055      10.131 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      10.131         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.083      10.214 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.214         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.055      10.269 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      10.269         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.083      10.352 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.352         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.055      10.407 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      10.407         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.083      10.490 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.490         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.055      10.545 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      10.545         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.083      10.628 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.628         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.158      10.786 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.241      11.027         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.131      11.158 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.587      11.745         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.225      11.970 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.970         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.305      12.275 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.241      12.516         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.173      12.689 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.240      12.929         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.135      13.064 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.439      13.503         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.165      13.668 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        0.771      14.439         l1/u_rib/_N18648 
 CLMA_70_169/Y2                    td                    0.227      14.666 r       l1/u_rib/N352_1/gateop_perm/Z
                                   net (fanout=54)       0.419      15.085         l1/_N13798       
 CLMS_78_157/Y2                    td                    0.132      15.217 r       l1/u_rib/N352_3/gateop/Z
                                   net (fanout=31)       0.745      15.962         l1/u_rib/slave_sel [2]
 CLMA_70_156/Y0                    td                    0.310      16.272 r       l1/u_rib/N169_63_5/gateop_perm/Z
                                   net (fanout=10)       0.249      16.521         l1/u_rib/mux_s_data [31]
 CLMA_70_156/Y3                    td                    0.135      16.656 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/Y1
                                   net (fanout=1)        0.240      16.896         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2731
 CLMA_70_157/Y3                    td                    0.167      17.063 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/gateop_perm/Z
                                   net (fanout=72)       0.654      17.717         l1/_N2931        
 CLMA_58_173/Y3                    td                    0.143      17.860 f       l1/u_rib/N219_29/gateop/Z
                                   net (fanout=16)       3.326      21.186         l1/s0_data_o [29]
 DRM_122_0/DA0[14]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[14]

 Data arrival time                                                  21.186         Logic Levels: 27 
                                                                                   Logic: 5.088ns(29.480%), Route: 12.171ns(70.520%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294       8.400         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.308       8.708                          
 clock uncertainty                                      -0.150       8.558                          

 Setup time                                              0.019       8.577                          

 Data required time                                                  8.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.577                          
 Data arrival time                                                 -21.186                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -12.609                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.391
  Launch Clock Delay      :  3.927
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.927         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.209       4.136 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.689       4.825         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.226       5.051 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.260       5.311         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.167       5.478 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.350       5.828         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.135       5.963 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.659       6.622         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.135       6.757 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.242       6.999         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.226       7.225 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.242       7.467         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.221       7.688 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.243       7.931         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.131       8.062 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.382       8.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.131       8.575 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        0.952       9.527         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.190       9.717 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       9.717         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.083       9.800 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.800         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       9.855 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.855         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.083       9.938 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.938         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.055       9.993 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.993         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.083      10.076 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.076         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.055      10.131 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      10.131         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.083      10.214 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.214         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.055      10.269 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      10.269         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.083      10.352 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.352         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.055      10.407 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      10.407         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.083      10.490 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.490         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.055      10.545 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      10.545         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.083      10.628 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.628         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.158      10.786 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.241      11.027         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.131      11.158 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.587      11.745         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.225      11.970 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.970         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.305      12.275 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.241      12.516         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.173      12.689 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.240      12.929         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.135      13.064 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.439      13.503         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.165      13.668 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        0.771      14.439         l1/u_rib/_N18648 
 CLMA_70_169/Y2                    td                    0.227      14.666 r       l1/u_rib/N352_1/gateop_perm/Z
                                   net (fanout=54)       1.131      15.797         l1/_N13798       
 CLMA_106_137/Y1                   td                    0.135      15.932 r       l1/u_rib/N169_46_2/gateop_perm/Z
                                   net (fanout=1)        0.241      16.173         l1/u_rib/_N15731 
 CLMA_106_137/Y2                   td                    0.227      16.400 r       l1/u_rib/N169_46_5/gateop/Z
                                   net (fanout=8)        0.244      16.644         l1/u_rib/mux_s_data [14]
 CLMA_106_137/Y0                   td                    0.226      16.870 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[6]/gateop_perm/Z
                                   net (fanout=1)        0.240      17.110         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2729
 CLMA_106_136/Y6CD                 td                    0.304      17.414 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[6]_muxf6/F
                                   net (fanout=6)        0.369      17.783         l1/_N2985        
 CLMA_106_133/Y3                   td                    0.143      17.926 f       l1/u_rib/N239_50/gateop_perm/Z
                                   net (fanout=8)        3.184      21.110         l1/s1_data_o [6] 
 DRM_62_20/DA0[6]                                                          f       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                  21.110         Logic Levels: 27 
                                                                                   Logic: 5.236ns(30.472%), Route: 11.947ns(69.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.285       8.391         ntclkbufg_1      
 DRM_62_20/CLKA[0]                                                         r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.308       8.699                          
 clock uncertainty                                      -0.150       8.549                          

 Setup time                                              0.019       8.568                          

 Data required time                                                  8.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.568                          
 Data arrival time                                                 -21.110                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -12.542                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.423
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.317       3.423         ntclkbufg_1      
 CLMA_86_280/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/CLK

 CLMA_86_280/Q0                    tco                   0.197       3.620 f       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.295       3.915         l1/u_tinyriscv_core/ie_dec_pc_o [22]
 CLMA_82_281/M0                                                            f       l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/D

 Data arrival time                                                   3.915         Logic Levels: 0  
                                                                                   Logic: 0.197ns(40.041%), Route: 0.295ns(59.959%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.521       3.935         ntclkbufg_1      
 CLMA_82_281/CLK                                                           r       l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/CLK
 clock pessimism                                        -0.308       3.627                          
 clock uncertainty                                       0.000       3.627                          

 Hold time                                              -0.010       3.617                          

 Data required time                                                  3.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.617                          
 Data arrival time                                                  -3.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/B4
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.919
  Launch Clock Delay      :  3.422
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.316       3.422         ntclkbufg_1      
 CLMA_46_260/CLK                                                           r       l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/CLK

 CLMA_46_260/Q0                    tco                   0.197       3.619 f       l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/Q
                                   net (fanout=40)       0.212       3.831         l1/u_tinyriscv_core/u_clint/N100 [1]
 CLMA_46_244/B4                                                            f       l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/B4

 Data arrival time                                                   3.831         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.166%), Route: 0.212ns(51.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.505       3.919         ntclkbufg_1      
 CLMA_46_244/CLK                                                           r       l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.308       3.611                          
 clock uncertainty                                       0.000       3.611                          

 Hold time                                              -0.092       3.519                          

 Data required time                                                  3.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.519                          
 Data arrival time                                                  -3.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_clint/csr_wdata_o[9]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_csr_reg/mcause[9]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.965
  Launch Clock Delay      :  3.445
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.339       3.445         ntclkbufg_1      
 CLMA_78_244/CLK                                                           r       l1/u_tinyriscv_core/u_clint/csr_wdata_o[9]/opit_0_L5Q_perm/CLK

 CLMA_78_244/Q1                    tco                   0.197       3.642 f       l1/u_tinyriscv_core/u_clint/csr_wdata_o[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.216       3.858         l1/u_tinyriscv_core/clint_csr_wdata_o [9]
 CLMA_70_249/B1                                                            f       l1/u_tinyriscv_core/u_csr_reg/mcause[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.858         Logic Levels: 0  
                                                                                   Logic: 0.197ns(47.700%), Route: 0.216ns(52.300%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.551       3.965         ntclkbufg_1      
 CLMA_70_249/CLK                                                           r       l1/u_tinyriscv_core/u_csr_reg/mcause[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.657                          
 clock uncertainty                                       0.000       3.657                          

 Hold time                                              -0.112       3.545                          

 Data required time                                                  3.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.545                          
 Data arrival time                                                  -3.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.109
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  0.604

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.312     503.440         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.440 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     504.875         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.193     505.068 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.564     505.632         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.302     505.934 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.386     506.320         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.143     506.463 f       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.032     507.495         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             f       l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE

 Data arrival time                                                 507.495         Logic Levels: 2  
                                                                                   Logic: 0.638ns(24.351%), Route: 1.982ns(75.649%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896    1002.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.273    1004.109         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CLK
 clock pessimism                                         0.604    1004.713                          
 clock uncertainty                                      -0.050    1004.663                          

 Setup time                                             -0.212    1004.451                          

 Data required time                                               1004.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.451                          
 Data arrival time                                                -507.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.956                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.109
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  0.604

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.312     503.440         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.440 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     504.875         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.193     505.068 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.564     505.632         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.302     505.934 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.386     506.320         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.143     506.463 f       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.032     507.495         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             f       l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE

 Data arrival time                                                 507.495         Logic Levels: 2  
                                                                                   Logic: 0.638ns(24.351%), Route: 1.982ns(75.649%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896    1002.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.273    1004.109         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CLK
 clock pessimism                                         0.604    1004.713                          
 clock uncertainty                                      -0.050    1004.663                          

 Setup time                                             -0.212    1004.451                          

 Data required time                                               1004.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.451                          
 Data arrival time                                                -507.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.956                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.109
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  0.604

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.312     503.440         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.440 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     504.875         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.193     505.068 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.564     505.632         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.302     505.934 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.386     506.320         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.143     506.463 f       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.032     507.495         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             f       l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CE

 Data arrival time                                                 507.495         Logic Levels: 2  
                                                                                   Logic: 0.638ns(24.351%), Route: 1.982ns(75.649%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896    1002.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.273    1004.109         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CLK
 clock pessimism                                         0.604    1004.713                          
 clock uncertainty                                      -0.050    1004.663                          

 Setup time                                             -0.212    1004.451                          

 Data required time                                               1004.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.451                          
 Data arrival time                                                -507.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.956                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/L1
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.718
  Launch Clock Delay      :  4.109
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896       2.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.273       4.109         ntclkbufg_0      
 CLMS_86_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/CLK

 CLMS_86_69/Q0                     tco                   0.197       4.306 f       l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.139       4.445         l1/u_jtag_top/u_jtag_driver/shift_reg [3]
 CLMS_78_69/A1                                                             f       l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.445         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.175       3.242         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.242 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.476       4.718         ntclkbufg_0      
 CLMS_78_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.406       4.312                          
 clock uncertainty                                       0.000       4.312                          

 Hold time                                              -0.112       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.694
  Launch Clock Delay      :  4.091
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896       2.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.255       4.091         ntclkbufg_0      
 CLMA_54_68/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_68/Q1                     tco                   0.197       4.288 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       4.426         l1/u_jtag_top/u_jtag_driver/rx_data [23]
 CLMS_54_69/AD                                                             f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D

 Data arrival time                                                   4.426         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.175       3.242         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.242 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.452       4.694         ntclkbufg_0      
 CLMS_54_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/CLK
 clock pessimism                                        -0.576       4.118                          
 clock uncertainty                                       0.000       4.118                          

 Hold time                                               0.028       4.146                          

 Data required time                                                  4.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.146                          
 Data arrival time                                                  -4.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.694
  Launch Clock Delay      :  4.091
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896       2.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.255       4.091         ntclkbufg_0      
 CLMA_54_68/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_68/Q2                     tco                   0.197       4.288 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.427         l1/u_jtag_top/u_jtag_driver/rx_data [14]
 CLMS_54_69/CD                                                             f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D

 Data arrival time                                                   4.427         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.175       3.242         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.242 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.452       4.694         ntclkbufg_0      
 CLMS_54_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/CLK
 clock pessimism                                        -0.576       4.118                          
 clock uncertainty                                       0.000       4.118                          

 Hold time                                               0.027       4.145                          

 Data required time                                                  4.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.145                          
 Data arrival time                                                  -4.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.405
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.188       7.297         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.295       7.592 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      3.479      11.071         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_0/RSTB[0]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.071         Logic Levels: 1  
                                                                                   Logic: 0.501ns(6.989%), Route: 6.667ns(93.011%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.299       8.405         ntclkbufg_1      
 DRM_122_0/CLKB[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.466       8.871                          
 clock uncertainty                                      -0.150       8.721                          

 Recovery time                                          -0.035       8.686                          

 Data required time                                                  8.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.686                          
 Data arrival time                                                 -11.071                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.385                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.188       7.297         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.295       7.592 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      1.954       9.546         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMA_30_105/RSCO                  td                    0.102       9.648 f       l1/uart_0/rx_clk_edge_cnt[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.648         _N223            
 CLMA_30_109/RSCO                  td                    0.074       9.722 f       l1/uart_0/rx_div_cnt[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.722         _N222            
 CLMA_30_113/RSCO                  td                    0.074       9.796 f       l1/uart_0/rx_data[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.796         _N221            
 CLMA_30_117/RSCO                  td                    0.074       9.870 f       l1/uart_0/uart_status[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.870         _N220            
 CLMA_30_121/RSCO                  td                    0.074       9.944 f       l1/uart_0/uart_rx[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000       9.944         _N219            
 CLMA_30_125/RSCO                  td                    0.074      10.018 f       l1/uart_0/data_r[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.018         _N218            
 CLMA_30_129/RSCO                  td                    0.074      10.092 f       l1/uart_0/data_r[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.092         _N217            
 CLMA_30_133/RSCO                  td                    0.074      10.166 f       l1/uart_0/data_r[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.166         _N216            
 CLMA_30_137/RSCO                  td                    0.074      10.240 f       l1/timer_0/timer_value[12]/opit_0/RSOUT
                                   net (fanout=1)        0.000      10.240         _N215            
 CLMA_30_141/RSCO                  td                    0.074      10.314 f       l1/timer_0/timer_value[4]/opit_0/RSOUT
                                   net (fanout=3)        0.000      10.314         _N214            
 CLMA_30_145/RSCO                  td                    0.074      10.388 f       l1/timer_0/data_r[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.388         _N213            
 CLMA_30_149/RSCO                  td                    0.074      10.462 f       l1/timer_0/timer_value[15]/opit_0/RSOUT
                                   net (fanout=2)        0.000      10.462         _N212            
 CLMA_30_153/RSCO                  td                    0.074      10.536 f       l1/timer_0/data_r[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.536         _N211            
 CLMA_30_157/RSCO                  td                    0.074      10.610 f       l1/timer_0/data_r[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.610         _N210            
 CLMA_30_161/RSCO                  td                    0.074      10.684 f       l1/timer_0/data_r[31]/opit_0_L5Q/RSOUT
                                   net (fanout=4)        0.000      10.684         _N209            
 CLMA_30_165/RSCO                  td                    0.074      10.758 f       l1/timer_0/data_r[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.758         _N208            
 CLMA_30_169/RSCO                  td                    0.074      10.832 f       l1/timer_0/timer_value[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000      10.832         _N207            
 CLMA_30_173/RSCI                                                          f       l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/RS

 Data arrival time                                                  10.832         Logic Levels: 18 
                                                                                   Logic: 1.787ns(25.790%), Route: 5.142ns(74.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.260       8.366         ntclkbufg_1      
 CLMA_30_173/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/CLK
 clock pessimism                                         0.308       8.674                          
 clock uncertainty                                      -0.150       8.524                          

 Recovery time                                           0.000       8.524                          

 Data required time                                                  8.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.524                          
 Data arrival time                                                 -10.832                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.308                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.188       7.297         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.295       7.592 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      3.365      10.957         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_0/RSTA[0]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.957         Logic Levels: 1  
                                                                                   Logic: 0.501ns(7.102%), Route: 6.553ns(92.898%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294       8.400         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.466       8.866                          
 clock uncertainty                                      -0.150       8.716                          

 Recovery time                                          -0.058       8.658                          

 Data required time                                                  8.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.658                          
 Data arrival time                                                 -10.957                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.299                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.292       3.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       3.596 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.841       4.437         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.100       4.537 f       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.537         _N37             
 CLMA_78_96/RSCI                                                           f       l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.537         Logic Levels: 1  
                                                                                   Logic: 0.298ns(26.163%), Route: 0.841ns(73.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.508       3.922         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.614                          
 clock uncertainty                                       0.000       3.614                          

 Removal time                                            0.000       3.614                          

 Data required time                                                  3.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.614                          
 Data arrival time                                                  -4.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.923                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.292       3.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       3.596 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.841       4.437         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.100       4.537 f       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.537         _N37             
 CLMA_78_96/RSCI                                                           f       l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.537         Logic Levels: 1  
                                                                                   Logic: 0.298ns(26.163%), Route: 0.841ns(73.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.508       3.922         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.614                          
 clock uncertainty                                       0.000       3.614                          

 Removal time                                            0.000       3.614                          

 Data required time                                                  3.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.614                          
 Data arrival time                                                  -4.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.923                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.292       3.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       3.596 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.841       4.437         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.100       4.537 f       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.537         _N37             
 CLMA_78_96/RSCI                                                           f       l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.537         Logic Levels: 1  
                                                                                   Logic: 0.298ns(26.163%), Route: 0.841ns(73.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.508       3.922         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.614                          
 clock uncertainty                                       0.000       3.614                          

 Removal time                                            0.000       3.614                          

 Data required time                                                  3.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.614                          
 Data arrival time                                                  -4.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.923                          
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.452       3.866         ntclkbufg_1      
 CLMA_54_176/CLK                                                           r       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_54_176/Q1                    tco                   0.206       4.072 f       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.758       5.830         l1/gpio_ctrl [2] 
 CLMA_82_112/Y2                    td                    0.295       6.125 f       l1/N103inv/gateop_perm/Z
                                   net (fanout=1)        1.189       7.314         l1/N103_inv      
 IOL_151_101/TO                    td                    0.081       7.395 f       l1.gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       7.395         l1.gpio_tri[1]/ntT
 IOBS_152_101/PAD                  tse                   2.049       9.444 f       l1.gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.164       9.608         nt_gpio[1]       
 V11                                                                       f       gpio[1] (port)   

 Data arrival time                                                   9.608         Logic Levels: 3  
                                                                                   Logic: 2.631ns(45.820%), Route: 3.111ns(54.180%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.516       3.930         ntclkbufg_1      
 CLMA_70_133/CLK                                                           r       l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/CLK

 CLMA_70_133/Q0                    tco                   0.209       4.139 r       l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.357       5.496         l1/gpio_ctrl [0] 
 CLMS_78_113/Y1                    td                    0.143       5.639 f       l1/N101inv/gateop_perm/Z
                                   net (fanout=1)        1.223       6.862         l1/N101_inv      
 IOL_151_102/TO                    td                    0.081       6.943 f       l1.gpio_tri[0]/opit_1/T
                                   net (fanout=1)        0.000       6.943         l1.gpio_tri[0]/ntT
 IOBD_152_102/PAD                  tse                   2.049       8.992 f       l1.gpio_tri[0]/opit_0/IO
                                   net (fanout=1)        0.157       9.149         nt_gpio[0]       
 U11                                                                       f       gpio[0] (port)   

 Data arrival time                                                   9.149         Logic Levels: 3  
                                                                                   Logic: 2.482ns(47.557%), Route: 2.737ns(52.443%)
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.478       3.892         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_58_88/Q0                     tco                   0.209       4.101 r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.994       5.095         l1/u_jtag_top/u_jtag_dm/dmstatus [9]
 CLMA_90_109/Y1                    td                    0.143       5.238 f       l1/N4/gateop_perm/Z
                                   net (fanout=1)        0.891       6.129         nt_halted_ind    
 IOL_151_114/DO                    td                    0.081       6.210 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.210         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.049       8.259 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161       8.420         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                   8.420         Logic Levels: 3  
                                                                                   Logic: 2.482ns(54.814%), Route: 2.046ns(45.186%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : l1/u_jtag_top/u_jtag_driver/jtag_state_3/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.834       0.893 f       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.893         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.071       0.964 f       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.546       1.510         nt_jtag_TMS      
 CLMA_102_72/D1                                                            f       l1/u_jtag_top/u_jtag_driver/jtag_state_3/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.510         Logic Levels: 2  
                                                                                   Logic: 0.905ns(59.934%), Route: 0.605ns(40.066%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 30.000 sec
Action report_timing: CPU time elapsed is 20.516 sec
Current time: Sun Nov  6 16:53:09 2022
Action report_timing: Peak memory pool usage is 522,743,808 bytes
Report timing is finished successfully.
