Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 30 16:09:04 2021
| Host         : HPAUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file big_thing_timing_summary_routed.rpt -pb big_thing_timing_summary_routed.pb -rpx big_thing_timing_summary_routed.rpx -warn_on_violation
| Design       : big_thing
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (127)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: keyboard_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (127)
--------------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.549        0.000                      0                   14        0.324        0.000                      0                   14        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.549        0.000                      0                   14        0.324        0.000                      0                   14        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 fpga_display/div_frecventa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  fpga_display/div_frecventa/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    fpga_display/div_frecventa/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  fpga_display/div_frecventa/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    fpga_display/div_frecventa/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  fpga_display/div_frecventa/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    fpga_display/div_frecventa/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  fpga_display/div_frecventa/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    fpga_display/div_frecventa/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.782 r  fpga_display/div_frecventa/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.782    fpga_display/div_frecventa/counter_reg[12]_i_1_n_6
    SLICE_X0Y99          FDRE                                         r  fpga_display/div_frecventa/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  fpga_display/div_frecventa/counter_reg[13]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.062    15.330    fpga_display/div_frecventa/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  7.549    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 fpga_display/div_frecventa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  fpga_display/div_frecventa/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    fpga_display/div_frecventa/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  fpga_display/div_frecventa/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    fpga_display/div_frecventa/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  fpga_display/div_frecventa/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    fpga_display/div_frecventa/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  fpga_display/div_frecventa/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    fpga_display/div_frecventa/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.671 r  fpga_display/div_frecventa/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.671    fpga_display/div_frecventa/counter_reg[12]_i_1_n_7
    SLICE_X0Y99          FDRE                                         r  fpga_display/div_frecventa/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  fpga_display/div_frecventa/counter_reg[12]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.062    15.330    fpga_display/div_frecventa/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 fpga_display/div_frecventa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  fpga_display/div_frecventa/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    fpga_display/div_frecventa/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  fpga_display/div_frecventa/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    fpga_display/div_frecventa/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  fpga_display/div_frecventa/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    fpga_display/div_frecventa/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.668 r  fpga_display/div_frecventa/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.668    fpga_display/div_frecventa/counter_reg[8]_i_1_n_6
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[9]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    fpga_display/div_frecventa/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 fpga_display/div_frecventa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.557ns (67.145%)  route 0.762ns (32.855%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  fpga_display/div_frecventa/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    fpga_display/div_frecventa/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  fpga_display/div_frecventa/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    fpga_display/div_frecventa/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  fpga_display/div_frecventa/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    fpga_display/div_frecventa/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.647 r  fpga_display/div_frecventa/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.647    fpga_display/div_frecventa/counter_reg[8]_i_1_n_4
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[11]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    fpga_display/div_frecventa/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 fpga_display/div_frecventa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.483ns (66.062%)  route 0.762ns (33.938%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  fpga_display/div_frecventa/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    fpga_display/div_frecventa/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  fpga_display/div_frecventa/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    fpga_display/div_frecventa/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  fpga_display/div_frecventa/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    fpga_display/div_frecventa/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.573 r  fpga_display/div_frecventa/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.573    fpga_display/div_frecventa/counter_reg[8]_i_1_n_5
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[10]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    fpga_display/div_frecventa/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 fpga_display/div_frecventa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.467ns (65.818%)  route 0.762ns (34.182%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  fpga_display/div_frecventa/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    fpga_display/div_frecventa/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  fpga_display/div_frecventa/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    fpga_display/div_frecventa/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  fpga_display/div_frecventa/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    fpga_display/div_frecventa/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.557 r  fpga_display/div_frecventa/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.557    fpga_display/div_frecventa/counter_reg[8]_i_1_n_7
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[8]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    fpga_display/div_frecventa/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 fpga_display/div_frecventa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 1.464ns (65.772%)  route 0.762ns (34.228%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  fpga_display/div_frecventa/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    fpga_display/div_frecventa/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  fpga_display/div_frecventa/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    fpga_display/div_frecventa/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.554 r  fpga_display/div_frecventa/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.554    fpga_display/div_frecventa/counter_reg[4]_i_1_n_6
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[5]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    fpga_display/div_frecventa/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 fpga_display/div_frecventa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 1.443ns (65.446%)  route 0.762ns (34.554%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  fpga_display/div_frecventa/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    fpga_display/div_frecventa/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  fpga_display/div_frecventa/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    fpga_display/div_frecventa/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.533 r  fpga_display/div_frecventa/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.533    fpga_display/div_frecventa/counter_reg[4]_i_1_n_4
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[7]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    fpga_display/div_frecventa/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 fpga_display/div_frecventa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.369ns (64.246%)  route 0.762ns (35.754%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  fpga_display/div_frecventa/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    fpga_display/div_frecventa/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  fpga_display/div_frecventa/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    fpga_display/div_frecventa/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.459 r  fpga_display/div_frecventa/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.459    fpga_display/div_frecventa/counter_reg[4]_i_1_n_5
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    fpga_display/div_frecventa/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             7.888ns  (required time - arrival time)
  Source:                 fpga_display/div_frecventa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.353ns (63.976%)  route 0.762ns (36.024%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  fpga_display/div_frecventa/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    fpga_display/div_frecventa/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  fpga_display/div_frecventa/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    fpga_display/div_frecventa/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.443 r  fpga_display/div_frecventa/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.443    fpga_display/div_frecventa/counter_reg[4]_i_1_n_7
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[4]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    fpga_display/div_frecventa/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  7.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 fpga_display/div_frecventa/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.604     1.523    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  fpga_display/div_frecventa/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.837    fpga_display/div_frecventa/counter_reg_n_0_[0]
    SLICE_X0Y96          LUT1 (Prop_lut1_I0_O)        0.045     1.882 r  fpga_display/div_frecventa/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.882    fpga_display/div_frecventa/counter[0]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.952 r  fpga_display/div_frecventa/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    fpga_display/div_frecventa/counter_reg[0]_i_1_n_7
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.877     2.042    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    fpga_display/div_frecventa/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 fpga_display/div_frecventa/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fpga_display/div_frecventa/counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    fpga_display/div_frecventa/counter_reg_n_0_[4]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.957 r  fpga_display/div_frecventa/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    fpga_display/div_frecventa/counter_reg[4]_i_1_n_7
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[4]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    fpga_display/div_frecventa/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 fpga_display/div_frecventa/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fpga_display/div_frecventa/counter_reg[8]/Q
                         net (fo=1, routed)           0.176     1.842    fpga_display/div_frecventa/counter_reg_n_0_[8]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.957 r  fpga_display/div_frecventa/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    fpga_display/div_frecventa/counter_reg[8]_i_1_n_7
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[8]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    fpga_display/div_frecventa/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 fpga_display/div_frecventa/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.317%)  route 0.199ns (43.683%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  fpga_display/div_frecventa/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fpga_display/div_frecventa/counter_reg[12]/Q
                         net (fo=13, routed)          0.199     1.864    fpga_display/div_frecventa/divided_clk[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.979 r  fpga_display/div_frecventa/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.979    fpga_display/div_frecventa/counter_reg[12]_i_1_n_7
    SLICE_X0Y99          FDRE                                         r  fpga_display/div_frecventa/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  fpga_display/div_frecventa/counter_reg[12]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.105     1.629    fpga_display/div_frecventa/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 fpga_display/div_frecventa/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.604     1.523    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  fpga_display/div_frecventa/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.837    fpga_display/div_frecventa/counter_reg_n_0_[0]
    SLICE_X0Y96          LUT1 (Prop_lut1_I0_O)        0.045     1.882 r  fpga_display/div_frecventa/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.882    fpga_display/div_frecventa/counter[0]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.988 r  fpga_display/div_frecventa/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    fpga_display/div_frecventa/counter_reg[0]_i_1_n_6
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.877     2.042    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    fpga_display/div_frecventa/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fpga_display/div_frecventa/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fpga_display/div_frecventa/counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.842    fpga_display/div_frecventa/counter_reg_n_0_[4]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.993 r  fpga_display/div_frecventa/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.993    fpga_display/div_frecventa/counter_reg[4]_i_1_n_6
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  fpga_display/div_frecventa/counter_reg[5]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    fpga_display/div_frecventa/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fpga_display/div_frecventa/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fpga_display/div_frecventa/counter_reg[8]/Q
                         net (fo=1, routed)           0.176     1.842    fpga_display/div_frecventa/counter_reg_n_0_[8]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.993 r  fpga_display/div_frecventa/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.993    fpga_display/div_frecventa/counter_reg[8]_i_1_n_6
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[9]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    fpga_display/div_frecventa/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 fpga_display/div_frecventa/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.292ns (59.523%)  route 0.199ns (40.477%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  fpga_display/div_frecventa/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fpga_display/div_frecventa/counter_reg[12]/Q
                         net (fo=13, routed)          0.199     1.864    fpga_display/div_frecventa/divided_clk[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.015 r  fpga_display/div_frecventa/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.015    fpga_display/div_frecventa/counter_reg[12]_i_1_n_6
    SLICE_X0Y99          FDRE                                         r  fpga_display/div_frecventa/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  fpga_display/div_frecventa/counter_reg[13]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.105     1.629    fpga_display/div_frecventa/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 fpga_display/div_frecventa/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.604     1.523    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  fpga_display/div_frecventa/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.837    fpga_display/div_frecventa/counter_reg_n_0_[0]
    SLICE_X0Y96          LUT1 (Prop_lut1_I0_O)        0.045     1.882 r  fpga_display/div_frecventa/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.882    fpga_display/div_frecventa/counter[0]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.028 r  fpga_display/div_frecventa/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.028    fpga_display/div_frecventa/counter_reg[0]_i_1_n_5
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.877     2.042    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  fpga_display/div_frecventa/counter_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    fpga_display/div_frecventa/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 fpga_display/div_frecventa/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_display/div_frecventa/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.332ns (65.297%)  route 0.176ns (34.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fpga_display/div_frecventa/counter_reg[8]/Q
                         net (fo=1, routed)           0.176     1.842    fpga_display/div_frecventa/counter_reg_n_0_[8]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.033 r  fpga_display/div_frecventa/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.033    fpga_display/div_frecventa/counter_reg[8]_i_1_n_5
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    fpga_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    fpga_display/div_frecventa/fpga_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  fpga_display/div_frecventa/counter_reg[10]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    fpga_display/div_frecventa/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  fpga_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     fpga_display/div_frecventa/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     fpga_display/div_frecventa/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     fpga_display/div_frecventa/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     fpga_display/div_frecventa/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     fpga_display/div_frecventa/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     fpga_display/div_frecventa/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     fpga_display/div_frecventa/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     fpga_display/div_frecventa/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     fpga_display/div_frecventa/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     fpga_display/div_frecventa/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     fpga_display/div_frecventa/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     fpga_display/div_frecventa/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     fpga_display/div_frecventa/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     fpga_display/div_frecventa/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     fpga_display/div_frecventa/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     fpga_display/div_frecventa/counter_reg[5]/C



