VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml finitesm.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/srinivaas/vaman/vaman_exp/fsm/build/finitesm_dummy.sdc --fix_clusters finitesm_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: finitesm

# Loading Architecture Description
# Loading Architecture Description took 0.30 seconds (max_rss 31.0 MiB, delta_rss +24.7 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 39.6 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 40.9 MiB, delta_rss +1.3 MiB)
# Clean circuit
Absorbed 801 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 146
# Clean circuit took 0.00 seconds (max_rss 41.7 MiB, delta_rss +0.8 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 41.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 41.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 121
    .input    :       1
    .output   :       2
    ASSP      :       1
    BIDIR_CELL:       3
    C_FRAG    :      11
    F_FRAG    :       4
    GND       :       1
    Q_FRAG    :      35
    T_FRAG    :      62
    VCC       :       1
  Nets  : 119
    Avg Fanout:     8.5
    Max Fanout:   450.0
    Min Fanout:     1.0
  Netlist Clocks: 5
# Build Timing Graph
Warning 1: Inferred implicit clock source d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] for netlist clock d1_dff_Q_CLK (possibly data used as clock)
Warning 2: Timing edge from d1_dff_Q_CLK_inv_Q.f_frag.F1[0] to d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 3: Timing edge from d1_dff_Q_CLK_inv_Q.f_frag.F2[0] to d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 4: Timing edge from d1_dff_Q_CLK_inv_Q.f_frag.FS[0] to d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 5: Inferred implicit clock source d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] for netlist clock d2_dff_Q_CLK (possibly data used as clock)
Warning 6: Timing edge from d2_dff_Q_CLK_inv_Q.f_frag.F1[0] to d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 7: Timing edge from d2_dff_Q_CLK_inv_Q.f_frag.F2[0] to d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 8: Timing edge from d2_dff_Q_CLK_inv_Q.f_frag.FS[0] to d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 9: Inferred implicit clock source mclk_dffe_Q.QZ[0] for netlist clock mclk (possibly data used as clock)
Warning 10: Inferred implicit clock source y_dff_Q_CLK_inv_Q.f_frag.FZ[0] for netlist clock y_dff_Q_CLK (possibly data used as clock)
Warning 11: Timing edge from y_dff_Q_CLK_inv_Q.f_frag.F1[0] to y_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since y_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 12: Timing edge from y_dff_Q_CLK_inv_Q.f_frag.F2[0] to y_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since y_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 13: Timing edge from y_dff_Q_CLK_inv_Q.f_frag.FS[0] to y_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since y_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
  Timing Graph Nodes: 1125
  Timing Graph Edges: 1766
  Timing Graph Levels: 22
# Build Timing Graph took 0.00 seconds (max_rss 41.7 MiB, delta_rss +0.0 MiB)
Netlist contains 5 clocks
  Netlist Clock 'd1_dff_Q_CLK' Fanout: 1 pins (0.1%), 1 blocks (0.8%)
  Netlist Clock 'd2_dff_Q_CLK' Fanout: 1 pins (0.1%), 1 blocks (0.8%)
  Netlist Clock 'mclk' Fanout: 7 pins (0.6%), 7 blocks (5.8%)
  Netlist Clock 'clk' Fanout: 30 pins (2.7%), 30 blocks (24.8%)
  Netlist Clock 'y_dff_Q_CLK' Fanout: 1 pins (0.1%), 1 blocks (0.8%)
# Load Timing Constraints

SDC file '/home/srinivaas/vaman/vaman_exp/fsm/build/finitesm_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 6 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'd1_dff_Q_CLK' Source: 'd1_dff_Q_CLK_inv_Q.f_frag.FZ[0]'
  Constrained Clock 'd2_dff_Q_CLK' Source: 'd2_dff_Q_CLK_inv_Q.f_frag.FZ[0]'
  Constrained Clock 'mclk' Source: 'mclk_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'
  Constrained Clock 'y_dff_Q_CLK' Source: 'y_dff_Q_CLK_inv_Q.f_frag.FZ[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 41.7 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: finitesm.net
Circuit placement file: finitesm.place
Circuit routing file: finitesm.route
Circuit SDC file: /home/srinivaas/vaman/vaman_exp/fsm/build/finitesm_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'finitesm_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'finitesm.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.022243 seconds).
# Load Packing took 0.02 seconds (max_rss 42.9 MiB, delta_rss +1.3 MiB)
Warning 14: Netlist contains 0 global net to non-global architecture pin connections
Warning 15: Logic block #48 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 16: Logic block #49 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 87
Netlist num_blocks: 50
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 3.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 44.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 8


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 3
   BIDIR            : 3
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 2
     bidir          : 2
     outpad         : 2
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 44
   LOGIC            : 44
    FRAGS           : 44
     c_frag_modes   : 42
      SINGLE        : 11
       c_frag       : 11
      SPLIT         : 31
       b_frag       : 31
       t_frag       : 31
     f_frag         : 4
     q_frag_modes   : 35
      INT           : 29
       q_frag       : 29
      EXT           : 6
       q_frag       : 6
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		3	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		44	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.04 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.05 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.09 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 43.1 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.45 seconds (max_rss 351.2 MiB, delta_rss +308.1 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 0.92 seconds (max_rss 354.4 MiB, delta_rss +311.3 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 17: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 18: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 19: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 20: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 15.59 seconds (max_rss 354.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 354.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 15.59 seconds (max_rss 354.4 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.51 seconds (max_rss 403.7 MiB, delta_rss +49.2 MiB)
Warning 21: CHANX place cost fac is 0 at 2 2
Warning 22: CHANX place cost fac is 0 at 34 34
Warning 23: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading finitesm_constraints.place.

Successfully read finitesm_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 403.7 MiB, delta_rss +0.0 MiB)

There are 943 point to point connections in this circuit.

Warning 24: 2 timing endpoints were not constrained during timing analysis

BB estimate of min-dist (placement) wire length: 3952

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 5.87409 td_cost: 1.40327e-06
Initial placement estimated Critical Path Delay (CPD): 91.1307 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2269.02 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -91.1307 ns

Initial placement estimated setup slack histogram:
[ -9.1e-08: -8.3e-08)  9 ( 29.0%) |*************************
[ -8.3e-08: -7.5e-08) 17 ( 54.8%) |************************************************
[ -7.5e-08: -6.7e-08)  1 (  3.2%) |***
[ -6.7e-08: -5.9e-08)  0 (  0.0%) |
[ -5.9e-08: -5.1e-08)  0 (  0.0%) |
[ -5.1e-08: -4.3e-08)  0 (  0.0%) |
[ -4.3e-08: -3.6e-08)  0 (  0.0%) |
[ -3.6e-08: -2.8e-08)  0 (  0.0%) |
[ -2.8e-08:   -2e-08)  1 (  3.2%) |***
[   -2e-08: -1.2e-08)  3 (  9.7%) |********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 184
Warning 25: Starting t: 46 of 50 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.0e-01   1.001       5.93 1.4193e-06  98.226   -2.5e+03  -98.226   0.902  0.0232   38.0     1.00       184  0.200
   2    0.0 1.8e-01   1.004       6.01 1.3828e-06 113.421  -2.97e+03 -113.421   0.940  0.0258   38.0     1.00       368  0.900
   3    0.0 1.6e-01   0.970       6.02 1.3534e-06 103.771  -2.72e+03 -103.771   0.891  0.0221   38.0     1.00       552  0.900
   4    0.0 1.4e-01   1.000       5.79 1.3398e-06  99.581   -2.5e+03  -99.581   0.875  0.0258   38.0     1.00       736  0.900
   5    0.0 1.3e-01   1.033       6.25 1.4047e-06 103.697  -2.47e+03 -103.697   0.924  0.0252   38.0     1.00       920  0.900
   6    0.0 1.2e-01   0.988       5.98 1.2952e-06 109.602  -2.67e+03 -109.602   0.902  0.0287   38.0     1.00      1104  0.900
   7    0.0 1.0e-01   1.055       5.75 1.3054e-06  97.409  -2.44e+03  -97.409   0.902  0.0329   38.0     1.00      1288  0.900
   8    0.0 9.4e-02   1.003       5.91 1.319e-06  106.657  -2.53e+03 -106.657   0.886  0.0281   38.0     1.00      1472  0.900
   9    0.0 8.5e-02   0.988       6.07 1.4254e-06  92.042  -2.43e+03  -92.042   0.902  0.0313   38.0     1.00      1656  0.900
  10    0.0 7.6e-02   0.938       5.92 1.3353e-06 104.398  -2.58e+03 -104.398   0.902  0.0203   38.0     1.00      1840  0.900
  11    0.0 6.9e-02   0.992       5.84 1.3482e-06  96.857  -2.43e+03  -96.857   0.891  0.0249   38.0     1.00      2024  0.900
  12    0.0 6.2e-02   1.018       5.85 1.3e-06    101.295  -2.43e+03 -101.295   0.891  0.0342   38.0     1.00      2208  0.900
  13    0.0 5.5e-02   0.995       5.73 1.3197e-06  97.276  -2.43e+03  -97.276   0.853  0.0185   38.0     1.00      2392  0.900
  14    0.0 5.0e-02   1.030       5.92 1.3351e-06 105.784  -2.73e+03 -105.784   0.924  0.0331   38.0     1.00      2576  0.900
  15    0.0 4.5e-02   0.942       6.03 1.4055e-06 108.070  -2.71e+03 -108.070   0.918  0.0387   38.0     1.00      2760  0.900
  16    0.0 4.0e-02   1.000       5.96 1.3514e-06 106.043  -2.68e+03 -106.043   0.864  0.0209   38.0     1.00      2944  0.900
  17    0.0 3.6e-02   0.962       5.97 1.4022e-06  90.192  -2.29e+03  -90.192   0.821  0.0269   38.0     1.00      3128  0.900
  18    0.0 3.3e-02   1.037       5.88 1.3266e-06  99.276  -2.52e+03  -99.276   0.815  0.0407   38.0     1.00      3312  0.900
  19    0.0 2.9e-02   1.031       5.85 1.3771e-06  89.384  -2.35e+03  -89.384   0.837  0.0282   38.0     1.00      3496  0.900
  20    0.0 2.7e-02   0.990       5.74 1.3487e-06 108.336  -2.71e+03 -108.336   0.766  0.0220   38.0     1.00      3680  0.900
  21    0.0 2.5e-02   1.027       5.81 1.3206e-06 103.761  -2.69e+03 -103.761   0.815  0.0447   38.0     1.00      3864  0.950
  22    0.0 2.3e-02   0.959       5.85 1.3133e-06 113.182   -2.7e+03 -113.182   0.799  0.0513   38.0     1.00      4048  0.900
  23    0.0 2.2e-02   0.990       5.23 1.2281e-06  94.287   -2.3e+03  -94.287   0.793  0.0224   38.0     1.00      4232  0.950
  24    0.0 2.0e-02   1.013       5.46 1.262e-06   92.165  -2.35e+03  -92.165   0.717  0.0342   38.0     1.00      4416  0.950
  25    0.0 1.9e-02   1.018       5.72 1.2445e-06 109.128  -2.71e+03 -109.128   0.750  0.0227   38.0     1.00      4600  0.950
  26    0.0 1.8e-02   0.983       5.55 1.2782e-06  93.738  -2.24e+03  -93.738   0.766  0.0270   38.0     1.00      4784  0.950
  27    0.0 1.8e-02   0.991       5.70 1.334e-06   91.867  -2.27e+03  -91.867   0.750  0.0229   38.0     1.00      4968  0.950
  28    0.0 1.7e-02   1.017       5.56 1.2925e-06  85.889  -2.07e+03  -85.889   0.739  0.0273   38.0     1.00      5152  0.950
  29    0.0 1.6e-02   1.024       5.68 1.2653e-06 107.428  -2.58e+03 -107.428   0.745  0.0311   38.0     1.00      5336  0.950
  30    0.0 1.5e-02   0.942       5.87 1.3233e-06 112.086  -2.83e+03 -112.086   0.804  0.0380   38.0     1.00      5520  0.950
  31    0.0 1.4e-02   0.992       5.65 1.2523e-06  92.305  -2.28e+03  -92.305   0.663  0.0175   38.0     1.00      5704  0.900
  32    0.0 1.3e-02   0.957       5.39 1.2798e-06  85.334   -2.1e+03  -85.334   0.679  0.0197   38.0     1.00      5888  0.950
  33    0.0 1.2e-02   0.953       5.08 1.1455e-06  99.317  -2.63e+03  -99.317   0.587  0.0636   38.0     1.00      6072  0.950
  34    0.0 1.2e-02   0.984       5.42 1.2208e-06  96.337  -2.41e+03  -96.337   0.560  0.0225   38.0     1.00      6256  0.950
  35    0.0 1.1e-02   0.995       5.22 1.282e-06   81.117  -2.12e+03  -81.117   0.696  0.0230   38.0     1.00      6440  0.950
  36    0.0 1.0e-02   1.019       5.21 1.2445e-06  84.421  -2.15e+03  -84.421   0.560  0.0183   38.0     1.00      6624  0.950
  37    0.0 1.0e-02   1.031       5.44 1.2847e-06  93.345  -2.29e+03  -93.345   0.641  0.0335   38.0     1.00      6808  0.950
  38    0.0 9.5e-03   0.984       5.21 1.1626e-06  92.857   -2.4e+03  -92.857   0.533  0.0229   38.0     1.00      6992  0.950
  39    0.0 9.0e-03   0.919       4.58 1.0826e-06  89.198  -2.26e+03  -89.198   0.462  0.0269   38.0     1.00      7176  0.950
  40    0.0 8.5e-03   1.005       4.84 1.1394e-06  86.925  -2.21e+03  -86.925   0.451  0.0256   38.0     1.00      7360  0.950
  41    0.0 8.1e-03   0.999       4.90 1.1663e-06  80.713  -2.07e+03  -80.713   0.429  0.0134   38.0     1.00      7544  0.950
  42    0.0 7.7e-03   0.958       4.68 1.0374e-06  88.776  -2.11e+03  -88.776   0.467  0.0175   37.6     1.08      7728  0.950
  43    0.0 7.3e-03   0.974       4.59 1.0707e-06  84.626  -2.23e+03  -84.626   0.408  0.0149   38.0     1.00      7912  0.950
  44    0.0 7.0e-03   1.018       4.61 1.0231e-06  81.257  -2.13e+03  -81.257   0.418  0.0193   36.8     1.23      8096  0.950
  45    0.0 6.6e-03   0.995       5.00 9.736e-07   90.660  -2.35e+03  -90.660   0.473  0.0235   36.0     1.38      8280  0.950
  46    0.0 6.3e-03   0.998       4.76 1.0605e-06  79.399  -1.86e+03  -79.399   0.440  0.0152   37.2     1.16      8464  0.950
  47    0.0 6.0e-03   0.973       4.63 1.0462e-06  82.046  -2.01e+03  -82.046   0.462  0.0245   37.2     1.16      8648  0.950
  48    0.0 5.7e-03   1.002       4.37 1.0145e-06  78.817  -1.96e+03  -78.817   0.342  0.0200   38.0     1.00      8832  0.950
  49    0.0 5.4e-03   0.950       4.20 8.0974e-07  80.008  -1.92e+03  -80.008   0.293  0.0158   34.3     1.70      9016  0.950
  50    0.0 5.1e-03   0.917       3.75 6.4207e-07  68.144  -1.75e+03  -68.144   0.255  0.0335   29.3     2.65      9200  0.950
  51    0.0 4.9e-03   1.004       3.49 5.8892e-07  56.764  -1.47e+03  -56.764   0.158  0.0080   23.9     3.68      9384  0.950
  52    0.0 4.6e-03   0.979       3.32 4.2203e-07  66.445  -1.74e+03  -66.445   0.168  0.0167   17.1     4.95      9568  0.950
  53    0.0 4.4e-03   0.974       3.24 4.2217e-07  63.758  -1.68e+03  -63.758   0.239  0.0145   12.5     5.83      9752  0.950
  54    0.0 4.2e-03   1.002       3.25 4.2095e-07  59.921  -1.56e+03  -59.921   0.272  0.0089   10.0     6.30      9936  0.950
  55    0.0 4.0e-03   0.966       3.14 3.8806e-07  61.310   -1.6e+03  -61.310   0.299  0.0180    8.3     6.62     10120  0.950
  56    0.0 3.8e-03   0.982       3.07 3.6281e-07  63.841   -1.6e+03  -63.841   0.326  0.0120    7.1     6.84     10304  0.950
  57    0.0 3.6e-03   0.988       3.00 3.2954e-07  59.003  -1.49e+03  -59.003   0.304  0.0075    6.3     7.00     10488  0.950
  58    0.0 3.4e-03   1.013       3.07 3.2922e-07  61.249  -1.54e+03  -61.249   0.375  0.0082    5.5     7.16     10672  0.950
  59    0.0 3.2e-03   0.984       2.98 3.7674e-07  52.842  -1.41e+03  -52.842   0.277  0.0079    5.1     7.22     10856  0.950
  60    0.0 3.1e-03   1.006       2.88 3.8045e-07  53.975  -1.44e+03  -53.975   0.386  0.0068    4.3     7.38     11040  0.950
  61    0.0 2.9e-03   0.973       2.83 3.3934e-07  58.398  -1.51e+03  -58.398   0.418  0.0135    4.0     7.43     11224  0.950
  62    0.0 2.8e-03   0.962       2.75 3.6331e-07  54.427  -1.42e+03  -54.427   0.397  0.0216    4.0     7.44     11408  0.950
  63    0.0 2.6e-03   0.993       2.67 3.4689e-07  53.652  -1.42e+03  -53.652   0.348  0.0099    3.8     7.47     11592  0.950
  64    0.0 2.5e-03   1.008       2.66 2.945e-07   54.748  -1.39e+03  -54.748   0.413  0.0057    3.4     7.54     11776  0.950
  65    0.0 2.4e-03   0.982       2.60 3.5562e-07  55.223  -1.48e+03  -55.223   0.321  0.0172    3.3     7.56     11960  0.950
  66    0.0 2.3e-03   0.989       2.49 3.3549e-07  57.177  -1.51e+03  -57.177   0.397  0.0084    2.9     7.63     12144  0.950
  67    0.0 2.1e-03   0.997       2.49 3.4204e-07  55.185  -1.47e+03  -55.185   0.418  0.0060    2.8     7.66     12328  0.950
  68    0.0 2.0e-03   0.969       2.42 3.1664e-07  55.024  -1.45e+03  -55.024   0.299  0.0110    2.8     7.67     12512  0.950
  69    0.0 1.9e-03   0.991       2.41 3.1287e-07  54.425  -1.46e+03  -54.425   0.402  0.0043    2.4     7.74     12696  0.950
  70    0.0 1.8e-03   0.968       2.37 3.2463e-07  53.128  -1.44e+03  -53.128   0.288  0.0135    2.3     7.76     12880  0.950
  71    0.0 1.7e-03   0.990       2.35 3.1284e-07  51.506  -1.38e+03  -51.506   0.391  0.0056    1.9     7.82     13064  0.950
  72    0.0 1.7e-03   0.995       2.36 3.2539e-07  50.692  -1.38e+03  -50.692   0.359  0.0040    1.8     7.84     13248  0.950
  73    0.0 1.6e-03   0.997       2.33 3.1579e-07  52.789  -1.44e+03  -52.789   0.408  0.0037    1.7     7.87     13432  0.950
  74    0.0 1.5e-03   0.992       2.31 3.2593e-07  52.080   -1.4e+03  -52.080   0.380  0.0063    1.6     7.88     13616  0.950
  75    0.0 1.4e-03   0.978       2.25 2.8773e-07  51.952  -1.36e+03  -51.952   0.386  0.0131    1.5     7.90     13800  0.950
  76    0.0 1.3e-03   0.990       2.22 3.0151e-07  50.358  -1.35e+03  -50.358   0.315  0.0046    1.5     7.91     13984  0.950
  77    0.0 1.3e-03   0.991       2.22 2.967e-07   50.877  -1.36e+03  -50.877   0.212  0.0031    1.3     7.95     14168  0.950
  78    0.0 1.2e-03   0.995       2.19 2.9097e-07  51.307  -1.37e+03  -51.307   0.283  0.0034    1.0     8.00     14352  0.950
  79    0.0 1.2e-03   0.995       2.14 3.0402e-07  48.123  -1.29e+03  -48.123   0.217  0.0061    1.0     8.00     14536  0.950
  80    0.0 1.1e-03   0.998       2.12 3.083e-07   49.304  -1.33e+03  -49.304   0.147  0.0027    1.0     8.00     14720  0.950
  81    0.0 8.8e-04   0.997       2.11 3.1451e-07  49.146  -1.33e+03  -49.146   0.201  0.0040    1.0     8.00     14904  0.800
  82    0.0 8.3e-04   0.993       2.10 3.1177e-07  49.471  -1.35e+03  -49.471   0.163  0.0051    1.0     8.00     15088  0.950
  83    0.0 7.9e-04   0.998       2.08 2.9255e-07  50.566  -1.37e+03  -50.566   0.174  0.0034    1.0     8.00     15272  0.950
  84    0.0 7.5e-04   0.999       2.08 3.0407e-07  49.336  -1.34e+03  -49.336   0.120  0.0009    1.0     8.00     15456  0.950
  85    0.0 6.0e-04   1.002       2.08 3.0872e-07  49.009  -1.34e+03  -49.009   0.217  0.0032    1.0     8.00     15640  0.800
  86    0.0 5.7e-04   0.997       2.06 3.0906e-07  48.111   -1.3e+03  -48.111   0.103  0.0017    1.0     8.00     15824  0.950
  87    0.0 4.6e-04   0.994       2.06 3.0741e-07  47.836   -1.3e+03  -47.836   0.103  0.0033    1.0     8.00     16008  0.800
  88    0.0 3.7e-04   0.996       2.05 2.9802e-07  48.274  -1.31e+03  -48.274   0.114  0.0021    1.0     8.00     16192  0.800
  89    0.0 2.9e-04   0.997       2.05 2.9664e-07  47.986  -1.31e+03  -47.986   0.065  0.0029    1.0     8.00     16376  0.800
  90    0.0 2.3e-04   0.997       2.04 2.9734e-07  46.265  -1.26e+03  -46.265   0.022  0.0003    1.0     8.00     16560  0.800
  91    0.0 1.9e-04   1.000       2.04 2.9732e-07  46.265  -1.26e+03  -46.265   0.043  0.0002    1.0     8.00     16744  0.800
  92    0.0 1.5e-04   0.999       2.03 2.9849e-07  46.265  -1.26e+03  -46.265   0.038  0.0003    1.0     8.00     16928  0.800
  93    0.0 1.2e-04   0.998       2.04 2.9622e-07  46.265  -1.26e+03  -46.265   0.027  0.0009    1.0     8.00     17112  0.800
  94    0.0 9.6e-05   1.000       2.03 2.9496e-07  46.265  -1.26e+03  -46.265   0.011  0.0001    1.0     8.00     17296  0.800
  95    0.0 7.7e-05   1.000       2.03 2.9481e-07  46.265  -1.26e+03  -46.265   0.000  0.0000    1.0     8.00     17480  0.800
  96    0.0 6.1e-05   1.000       2.03 2.9481e-07  46.265  -1.26e+03  -46.265   0.005  0.0000    1.0     8.00     17664  0.800
  97    0.0 0.0e+00   1.000       2.03 2.9481e-07  46.265  -1.26e+03  -46.265   0.000  0.0000    1.0     8.00     17848  0.800
## Placement Quench took 0.00 seconds (max_rss 403.7 MiB)

BB estimate of min-dist (placement) wire length: 1271

Completed placement consistency check successfully.

Swaps called: 17898

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 46.2646 ns
Placement estimated setup Worst Negative Slack (sWNS): -46.2646 ns
Placement estimated setup Total Negative Slack (sTNS): -1257.53 ns

Placement estimated setup slack histogram:
[ -4.6e-08: -4.3e-08) 23 ( 74.2%) |************************************************
[ -4.3e-08:   -4e-08)  4 ( 12.9%) |********
[   -4e-08: -3.7e-08)  0 (  0.0%) |
[ -3.7e-08: -3.3e-08)  0 (  0.0%) |
[ -3.3e-08:   -3e-08)  0 (  0.0%) |
[   -3e-08: -2.7e-08)  0 (  0.0%) |
[ -2.7e-08: -2.4e-08)  0 (  0.0%) |
[ -2.4e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.7e-08)  1 (  3.2%) |**
[ -1.7e-08: -1.4e-08)  3 (  9.7%) |******

Placement estimated intra-domain critical path delays (CPDs):
  clk to clk CPD: 46.2646 ns (21.6148 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  virtual_io_clock to y_dff_Q_CLK CPD: 14.4612 ns (69.1505 MHz)
  virtual_io_clock to d2_dff_Q_CLK CPD: 14.4286 ns (69.3069 MHz)
  virtual_io_clock to d1_dff_Q_CLK CPD: 13.8773 ns (72.06 MHz)
  y_dff_Q_CLK to virtual_io_clock CPD: 18.5432 ns (53.9281 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  clk to clk worst setup slack: -46.2646 ns

Placement estimated inter-domain worst setup slacks per constraint:
  virtual_io_clock to y_dff_Q_CLK worst setup slack: -14.4612 ns
  virtual_io_clock to d2_dff_Q_CLK worst setup slack: -14.4286 ns
  virtual_io_clock to d1_dff_Q_CLK worst setup slack: -13.8773 ns
  y_dff_Q_CLK to virtual_io_clock worst setup slack: -18.5432 ns

Placement estimated geomean non-virtual intra-domain period: 46.2646 ns (21.6148 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 46.2646 ns (21.6148 MHz)

Placement cost: 1, bb_cost: 2.03389, td_cost: 2.94806e-07, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 3
  PB-ASSP    implemented as TL-ASSP   : 1
  PB-LOGIC   implemented as TL-LOGIC  : 44
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 97
Placement total # of swap attempts: 17898
	Swaps accepted:  8532 (47.7 %)
	Swaps rejected:  8206 (45.8 %)
	Swaps aborted :  1160 ( 6.5 %)
Placement Quench timing analysis took 0.00018785 seconds (0.000156785 STA, 3.1065e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0221285 seconds (0.0176113 STA, 0.00451721 slack) (99 full updates: 99 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 99 in 0.00147084 sec
Full Max Req/Worst Slack updates 91 in 0.000446034 sec
Incr Max Req/Worst Slack updates 8 in 4.2661e-05 sec
Incr Criticality updates 8 in 0.000148026 sec
Full Criticality updates 91 in 0.00212435 sec
# Placement took 0.58 seconds (max_rss 403.7 MiB, delta_rss +49.2 MiB)

Flow timing analysis took 0.0221285 seconds (0.0176113 STA, 0.00451721 slack) (99 full updates: 99 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 17.50 seconds (max_rss 403.7 MiB)
