Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Thu Feb 28 13:12:17 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcpg236-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------+----------------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|        Instance       |           Module           | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------+----------------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| top                   |                      (top) |         85 |         85 |       0 |    0 | 116 |      0 |      0 |            0 |
|   (top)               |                      (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |            0 |
|   AudVid_ClockManager |        AudVid_ClockManager |          0 |          0 |       0 |    0 |  16 |      0 |      0 |            0 |
|     Reloj1            |                     reloj1 |          0 |          0 |       0 |    0 |  16 |      0 |      0 |            0 |
|       MainClockWizard |         reloj1_clk_wiz_0_0 |          0 |          0 |       0 |    0 |  16 |      0 |      0 |            0 |
|         inst          | reloj1_clk_wiz_0_0_clk_wiz |          0 |          0 |       0 |    0 |  16 |      0 |      0 |            0 |
|   SD_SPI              |                     SD_SPI |         85 |         85 |       0 |    0 | 100 |      0 |      0 |            0 |
|     (SD_SPI)          |                     SD_SPI |         44 |         44 |       0 |    0 |  71 |      0 |      0 |            0 |
|     spi               |                    FullSPI |         31 |         31 |       0 |    0 |  22 |      0 |      0 |            0 |
|     spiInitClock      |         FrequencyGenerator |         10 |         10 |       0 |    0 |   7 |      0 |      0 |            0 |
+-----------------------+----------------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


