Fitter report for HDL_DUT_fil
Mon Dec 28 21:16:30 2020
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. PLL Usage Summary
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Fitter DSP Block Usage Summary
 24. DSP Block Details
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Dec 28 21:16:30 2020       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; HDL_DUT_fil                                 ;
; Top-level Entity Name           ; HDL_DUT_fil                                 ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 3,175 / 15,880 ( 20 % )                     ;
; Total registers                 ; 6603                                        ;
; Total pins                      ; 1 / 314 ( < 1 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 140,441 / 2,764,800 ( 5 % )                 ;
; Total RAM Blocks                ; 42 / 270 ( 16 % )                           ;
; Total DSP Blocks                ; 7 / 84 ( 8 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 5 ( 20 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA4U23C6                          ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.0%      ;
;     Processor 3            ;   9.3%      ;
;     Processor 4            ;   8.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|dutrst~CLKENA0                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|rd_doutB[0]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated|ram_block1a0                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|rd_doutB[1]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated|ram_block1a1                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|rd_doutB[2]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated|ram_block1a2                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|rd_doutB[3]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated|ram_block1a3                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|rd_doutB[4]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated|ram_block1a4                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|rd_doutB[5]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated|ram_block1a5                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|rd_doutB[6]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated|ram_block1a6                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|rd_doutB[7]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated|ram_block1a7                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|rd_doutB[8]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated|ram_block1a8                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|rd_doutB[0]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated|ram_block1a0                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|rd_doutB[1]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated|ram_block1a1                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|rd_doutB[2]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated|ram_block1a2                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|rd_doutB[3]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated|ram_block1a3                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|rd_doutB[4]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated|ram_block1a4                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|rd_doutB[5]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated|ram_block1a5                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|rd_doutB[6]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated|ram_block1a6                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|rd_doutB[7]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated|ram_block1a7                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|rd_doutB[8]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated|ram_block1a8                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_1[1]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_1[1]                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_1[1]~_Duplicate_1                                                                                                                                                                                                         ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_1[1]~_Duplicate_1                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_1[1]~_Duplicate_1                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_1[1]~_Duplicate_2                                                                                                                                                                                                         ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[0]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[1]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[2]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[3]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[4]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[5]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[6]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[7]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[8]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[9]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[10]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[11]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[12]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[13]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[14]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[15]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[16]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[17]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[18]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[19]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[20]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[21]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[22]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[23]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[24]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[2]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[2]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[3]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[3]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[4]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[4]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[5]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[5]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[6]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[6]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[7]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[7]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[8]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[8]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[8]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[9]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[9]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[9]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[10]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[10]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[10]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[11]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[11]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[11]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[12]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[12]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[12]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[13]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[13]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[13]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[14]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[14]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[14]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[15]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[15]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[15]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[16]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[16]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[16]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[17]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[17]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[17]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[18]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[18]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[18]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[19]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[19]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[19]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[20]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[20]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[20]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[21]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[21]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[21]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[22]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[22]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[22]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[23]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[23]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[23]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[24]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[24]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[24]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[25]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[25]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[25]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][0]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][1]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][2]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][3]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][4]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][5]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][6]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][7]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][8]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][9]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][10]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][11]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][12]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][13]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][14]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][15]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][16]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][17]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][18]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][19]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][20]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][21]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][22]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][23]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][24]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][25]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[2]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[2]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[2]~SCLR_LUT                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[3]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[3]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[3]~SCLR_LUT                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[4]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[4]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[4]~SCLR_LUT                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[5]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[5]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[5]~SCLR_LUT                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[6]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[6]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[6]~SCLR_LUT                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[7]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[7]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[7]~SCLR_LUT                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[8]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[8]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[8]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[8]~SCLR_LUT                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[9]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[9]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[9]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[9]~SCLR_LUT                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[10]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[10]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[10]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[10]~SCLR_LUT                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[11]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[11]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[11]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[11]~SCLR_LUT                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[12]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[12]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[12]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[12]~SCLR_LUT                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[13]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[13]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[13]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[13]~SCLR_LUT                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[14]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[14]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[14]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[14]~SCLR_LUT                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[15]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[15]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[15]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[15]~SCLR_LUT                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[16]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[16]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[16]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[16]~SCLR_LUT                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[17]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[17]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[17]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[17]~SCLR_LUT                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[18]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[18]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[18]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[18]~SCLR_LUT                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[19]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[19]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[19]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[20]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[20]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[20]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[21]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[21]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[21]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[22]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[22]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[22]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[23]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[23]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[23]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[24]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[24]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[24]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[25]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[25]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[25]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[25]~SCLR_LUT                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[0]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[1]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[2]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[3]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[4]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[5]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[6]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[7]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[8]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[9]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[10]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[11]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[12]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[13]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[14]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[15]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[16]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[17]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[18]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[19]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[20]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[21]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[22]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[23]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[24]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[24]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[24]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[24]~_Duplicate_1                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[24]~_Duplicate_1                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[24]~_Duplicate_2                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[24]~_Duplicate_2                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[1]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[1]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[2]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[2]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[3]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[3]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[4]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[4]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[5]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[5]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[6]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[6]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[7]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[7]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[8]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[8]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[9]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[9]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[10]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[10]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[11]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[11]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[12]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[12]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[12]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[13]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[13]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[13]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[14]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[14]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[14]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[15]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[15]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[15]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[16]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[16]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[16]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[17]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[17]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[17]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[18]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[18]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[18]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[19]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[19]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[19]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[20]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[20]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[20]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[21]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[21]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[21]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[22]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[22]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[22]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[23]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[23]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[23]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[24]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[24]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[24]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[25]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[25]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[25]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[26]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[26]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[26]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[3]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[3]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[4]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[4]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[5]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[5]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[6]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[6]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[7]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[7]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[8]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[8]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[9]                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[9]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[10]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[10]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[11]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[11]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[12]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[12]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[12]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[13]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[13]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[13]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[14]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[14]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[14]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[15]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[15]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[15]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[16]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[16]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[16]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[17]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[17]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[17]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[18]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[18]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[18]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[19]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[19]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[19]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[20]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[20]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[20]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[21]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[21]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[21]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[22]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[22]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[22]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[23]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[23]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[23]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[24]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[24]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[24]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[25]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[25]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[25]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[26]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[26]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[26]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][0]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][1]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][2]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][3]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][4]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][5]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][6]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][7]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][8]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][9]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][10]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][11]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][12]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][13]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][14]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][15]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][16]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][17]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][18]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][19]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][20]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][21]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][22]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][23]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][24]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][25]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_reg[0][26]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][0]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][1]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][2]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][3]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][4]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][5]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][6]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][7]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][8]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][9]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][10]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][11]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][12]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][13]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][14]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][15]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][16]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][17]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][18]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][19]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][20]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][21]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][22]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][23]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][24]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][25]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_reg_1[0][26]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][0]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][1]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][2]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][3]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][4]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][5]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][6]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][7]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][8]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][9]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][10]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][11]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][12]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][13]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][14]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][15]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][16]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][17]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][18]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][19]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][20]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][21]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][22]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][23]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][24]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][25]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[0][26]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][1]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][2]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][3]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][4]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][5]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][6]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][7]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][8]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][9]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][10]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][11]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][12]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][13]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][14]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][15]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][16]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][17]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][18]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][19]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][20]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][21]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][22]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][23]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][24]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][25]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][26]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[0]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[1]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[2]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[3]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[4]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[5]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[6]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[7]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[8]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[9]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[10]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[11]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[12]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[13]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[14]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[15]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[16]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[17]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[18]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[19]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[20]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[21]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[22]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[23]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[24]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[25]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_1[26]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][2]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][2]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][2]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][3]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][3]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][3]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][4]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][4]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][4]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][5]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][5]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][5]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][6]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][6]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][6]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][7]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][7]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][7]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][8]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][8]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][8]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][9]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][9]                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][9]~_Duplicate_1                                                                                                                                                                                                             ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][10]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][10]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][10]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][11]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][11]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][11]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][12]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][12]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][12]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][13]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][13]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][13]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][14]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][14]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][14]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][15]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][15]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][15]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][16]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][16]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][16]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][17]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][17]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][17]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][18]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][18]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][18]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][19]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][19]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][19]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][20]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][20]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][20]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][21]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][21]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][21]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][22]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][22]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][22]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][23]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][23]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][23]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][24]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][24]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][24]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][25]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][25]                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][25]~_Duplicate_1                                                                                                                                                                                                            ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[0]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[1]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[2]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[3]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[4]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[5]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[6]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[7]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[8]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[9]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[10]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[11]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[12]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[13]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[14]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[15]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[16]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[17]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[18]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[19]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[20]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[21]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[22]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[23]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[24]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[25]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay17_out1_1[26]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][0]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][1]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][2]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][3]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][4]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][5]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][6]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][7]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][8]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][9]                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][10]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][11]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][12]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][13]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][14]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][15]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][16]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][17]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][18]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][19]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][20]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][21]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][22]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][23]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][24]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][25]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay20_reg[0][26]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[0]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[0]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[0]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[0]~_Duplicate_1                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[1]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[1]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[1]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[1]~_Duplicate_1                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[2]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[2]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[2]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[2]~_Duplicate_1                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[3]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[3]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[3]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[3]~_Duplicate_1                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[4]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[4]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[4]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[4]~_Duplicate_1                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[5]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[5]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[5]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[5]~_Duplicate_1                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[6]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[6]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[6]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[6]~_Duplicate_1                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[7]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[7]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[7]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[7]~_Duplicate_1                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[8]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[8]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[8]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[8]~_Duplicate_1                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[9]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[9]                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[9]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[9]~_Duplicate_1                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[10]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[10]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[10]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[10]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[11]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[11]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[11]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[11]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[12]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[12]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[12]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[12]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[13]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[13]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[13]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[13]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[14]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[14]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[14]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[14]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[15]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[15]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[15]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[15]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[16]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[16]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[16]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[16]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[17]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[17]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[17]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[17]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[18]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[18]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[18]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[18]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[19]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[19]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[19]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[19]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[20]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[20]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[20]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[20]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[21]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[21]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[21]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[21]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[22]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[22]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[22]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[22]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[23]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[23]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[23]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[23]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[24]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[24]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[24]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[24]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[25]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[25]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[25]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[25]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[26]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[26]                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[26]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay23_out1[26]~_Duplicate_1                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][0]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][1]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][2]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][3]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][4]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][5]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][6]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][7]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][8]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][9]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][10]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][11]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][12]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][13]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][14]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][15]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][16]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][17]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][18]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][19]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][20]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][21]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][22]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][23]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][24]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][25]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][26]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; AX               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][27]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489                                                                                                                                                                                                                                  ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][28]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489                                                                                                                                                                                                                                  ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][29]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489                                                                                                                                                                                                                                  ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][30]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489                                                                                                                                                                                                                                  ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][31]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489                                                                                                                                                                                                                                  ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][32]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489                                                                                                                                                                                                                                  ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][33]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489                                                                                                                                                                                                                                  ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][34]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489                                                                                                                                                                                                                                  ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][35]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489                                                                                                                                                                                                                                  ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[6][36]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489                                                                                                                                                                                                                                  ; AY               ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][1]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][2]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][3]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][4]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][5]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][6]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][7]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][8]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][9]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][10]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][11]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][12]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][13]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][14]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][15]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][16]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][17]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][18]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][19]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][20]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][21]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][22]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][23]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][24]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][25]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][26]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][27]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][28]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][29]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][30]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][31]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][32]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][33]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][34]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~108                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][1]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][2]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][3]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][4]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][5]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][6]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][7]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][8]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][9]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][10]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][11]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][12]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][13]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][14]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][15]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][16]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][17]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][18]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][19]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][20]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][21]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][22]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][23]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][24]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][25]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][26]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][27]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][28]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][29]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][30]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][31]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][32]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][33]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][34]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][35]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][36]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][37]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][38]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][39]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][40]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][41]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][42]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][43]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][44]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][45]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][46]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][47]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][48]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][49]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][50]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][51]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][52]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][53]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[0][0]                                                                                                                                                                                                                     ; RESULTA          ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status_state.STATUS_BYTE_1                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status_state.STATUS_BYTE_1~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status_state.STATUS_BYTE_7                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status_state.STATUS_BYTE_7~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status_state.STATUS_WAIT_RDY                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status_state.STATUS_WAIT_RDY~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[2]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[2]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[7]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[7]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[9]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[9]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[10]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[10]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[11]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[11]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|empty                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|empty~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_addr_bin[5]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_addr_bin[5]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|wr_addr_bin[9]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|wr_addr_bin[9]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|wr_addr_bin[10]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|wr_addr_bin[10]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state.RX_EOP                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state.RX_EOP~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state.RX_HEADER_1                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state.RX_HEADER_1~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state.RX_HEADER_3                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state.RX_HEADER_3~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state.RX_IDLE                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state.RX_IDLE~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_cnt[5]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_cnt[5]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|state.DATA_WAIT_EOP                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|state.DATA_WAIT_EOP~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[0]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[0]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[1]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[2]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[2]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[3]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[3]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[4]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[4]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[5]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[5]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[6]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[6]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[7]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[7]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[8]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[8]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[9]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[9]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[1]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[3]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[3]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[5]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[5]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[6]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[6]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[7]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[7]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[8]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[8]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[10]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[10]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|payloadLen[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|payloadLen[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|pktInfo_wrAddr[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|pktInfo_wrAddr[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|pktInfo_wrAddr[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|pktInfo_wrAddr[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[4]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[5]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[5]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[6]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[6]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[7]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[7]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[8]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[8]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[10]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[10]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[3]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[3]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[4]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[6]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[6]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[8]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[8]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[11]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|wrAddr[11]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|payloadLen[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|payloadLen[0]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|pktInfo_rdAddr[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|pktInfo_rdAddr[0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|rdAddr[3]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|rdAddr[3]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|wrAddr[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|wrAddr[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|wrAddr[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|wrAddr[2]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|wrAddr[3]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|wrAddr[3]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataPKTEn                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataPKTEn~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState.DATA_MODE                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState.DATA_MODE~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState.PKT_READY                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState.PKT_READY~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState.STATUS_MODE                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState.STATUS_MODE~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[4]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[4]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[5]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[5]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[6]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[8]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[9]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[9]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[10]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[10]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[11]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[13]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[13]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[14]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[14]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|statusPKTEn                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|statusPKTEn~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|waitCycle[2]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|waitCycle[2]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxRdyCount[5]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxRdyCount[5]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxRdyCount[11]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxRdyCount[11]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxRdyCount[12]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxRdyCount[12]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|data_in[5]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|data_in[5]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdptr_g[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdptr_g[5]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdptr_g[10]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdptr_g[10]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|wrptr_g[3]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|wrptr_g[10]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|wrptr_g[10]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[4]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a0                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a2                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdptr_g[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdptr_g[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdptr_g[3]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[4]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[5]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jTxEOP                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jTxEOP~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|pilot_reg[6]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|pilot_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_0if:cntr1|counter_reg_bit[1]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_0if:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_0if:cntr1|counter_reg_bit[3]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_0if:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|cntr_uhf:cntr1|counter_reg_bit[1]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|cntr_uhf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][7]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][7]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][8]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][8]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][11]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][11]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][13]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][13]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][8]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][8]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][17]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][17]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][23]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][23]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][31]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][31]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|delayMatch1_reg[1]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|delayMatch1_reg[1]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_2                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_2~DUPLICATE                                                                                                                                          ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_out1_1[2]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_out1_1[2]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_out1_1[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_out1_1[3]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_out1_1[23]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_out1_1[23]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay7_reg[1][5]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay7_reg[1][5]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay7_reg[1][7]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay7_reg[1][7]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay7_reg[1][14]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay7_reg[1][14]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay7_reg[1][22]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay7_reg[1][22]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[12]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[12]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[14]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[14]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[21]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[21]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[2]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[2]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[3]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[3]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[4]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[5]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[5]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[9]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[9]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[19]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[19]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[24]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_3[24]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_6[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_6[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_6[16]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_6[16]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_6[20]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1_6[20]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[4]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[8]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[8]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[2]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[9]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[9]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[13]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[13]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[18]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[18]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_3[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_3[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_5[5]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_5[5]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[20]~_Duplicate_1                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[20]~_Duplicate_1DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_2[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_2[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_out1_2[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_out1_2[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][5]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][5]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][13]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][13]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][19]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][19]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][20]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][20]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][27]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][27]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][38]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][38]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][51]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][51]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][52]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][52]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_1[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_1[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_1[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_1[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_1[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_1[4]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[30]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[30]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[31]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[31]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][1]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][1]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][3]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][3]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][7]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][7]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][12]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][12]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][13]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][13]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][15]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][15]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][17]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][17]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][21]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][21]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][23]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_1[1][23]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1[1]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1[7]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1[7]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][5]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][5]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][19]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][19]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][21]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][21]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][22]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][22]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[4]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[4]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[9]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[9]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[18]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[18]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[24]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[24]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[27]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[27]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[28]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[28]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[30]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[30]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[49]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[49]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[56]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[56]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[57]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[57]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_9jf:cntr1|counter_reg_bit[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_9jf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_fjf:cntr1|counter_reg_bit[3]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_fjf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_fjf:cntr1|counter_reg_bit[4]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_fjf:cntr1|counter_reg_bit[4]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|dffe3a[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|dffe3a[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_3[10][0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_3[10][0]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_3[10][6]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_3[10][6]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_3[10][12]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_3[10][12]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_3[10][13]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_3[10][13]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_3[10][22]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_3[10][22]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][16]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][16]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[1][0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[1][0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[1][9]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[1][9]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[1][11]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[1][11]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_1[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_1[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_1[17]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_1[17]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][13]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][13]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][17]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][17]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[1][1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[1][1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[1][11]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[1][11]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[1][15]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[1][15]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay15_out1                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay15_out1~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[4]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay19_out1[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay19_out1[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[6]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[6]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P6_2_out1[11]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P6_2_out1[11]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P7_2_out1[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P7_2_out1[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P7_2_out1[15]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P7_2_out1[15]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P7_2_out1[18]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P7_2_out1[18]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P8_2_out1[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P8_2_out1[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P8_2_out1[19]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P8_2_out1[19]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_10_out1[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_10_out1[0]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P10_2_out1[6]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P10_2_out1[6]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P10_2_out1[10]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P10_2_out1[10]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P10_2_out1[20]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P10_2_out1[20]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P11_2_out1[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P11_2_out1[0]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_2_out1[4]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_2_out1[4]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_2_out1[6]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_2_out1[6]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_2_out1[13]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_2_out1[13]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_2_out1[16]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_2_out1[16]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_2_out1[24]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_2_out1[24]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P13_2_out1[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P13_2_out1[0]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P13_2_out1[24]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P13_2_out1[24]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P14_2_out1[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P14_2_out1[0]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P14_2_out1[20]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P14_2_out1[20]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P14_2_out1[23]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P14_2_out1[23]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P15_2_out1[16]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P15_2_out1[16]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P15_2_out1[20]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P15_2_out1[20]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[11]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[11]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[14]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[14]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[15]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[15]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[18]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[18]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[21]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[21]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[22]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_2_out1[22]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P17_2_out1[11]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P17_2_out1[11]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P17_2_out1[21]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P17_2_out1[21]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P17_2_out1[22]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P17_2_out1[22]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P19_2_out1[11]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P19_2_out1[11]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P19_2_out1[14]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P19_2_out1[14]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_2_out1[4]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_2_out1[4]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_2_out1[11]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_2_out1[11]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_2_out1[20]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_2_out1[20]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_2_out1[21]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_2_out1[21]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_2_out1[23]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_2_out1[23]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_2_out1[3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_2_out1[3]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_2_out1[13]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_2_out1[13]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_2_out1[16]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_2_out1[16]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_2_out1[24]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_2_out1[24]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P23_2_out1[3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P23_2_out1[3]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P23_2_out1[11]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P23_2_out1[11]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[0]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[10]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[10]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[14]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[14]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[18]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[18]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[21]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[21]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[23]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[23]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[24]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_2_out1[24]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_2_out1[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_2_out1[1]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_2_out1[7]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_2_out1[7]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_2_out1[8]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_2_out1[8]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_2_out1[18]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_2_out1[18]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_2_out1[5]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_2_out1[5]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_2_out1[11]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_2_out1[11]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_2_out1[13]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_2_out1[13]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_2_out1[23]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_2_out1[23]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P27_2_out1[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P27_2_out1[0]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_2_out1[19]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_2_out1[19]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_out1_1[4]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_out1_1[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_gjf:cntr1|counter_reg_bit[0]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_gjf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_ejf:cntr1|counter_reg_bit[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_ejf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_ejf:cntr1|counter_reg_bit[1]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_ejf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_ejf:cntr1|counter_reg_bit[3]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_ejf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_bjf:cntr1|counter_reg_bit[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_bjf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_cjf:cntr1|counter_reg_bit[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_cjf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_cjf:cntr1|counter_reg_bit[1]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_cjf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][8]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][8]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[2]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[2]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[3]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[8]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[8]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[26]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[26]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay7_out1[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay7_out1[2]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay7_reg[1][14]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay7_reg[1][14]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay7_reg[1][22]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay7_reg[1][22]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_3[2]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_3[2]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_3[3]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_3[3]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_3[4]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_3[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_3[5]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_3[5]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_3[16]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_3[16]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[2]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[2]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[11]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[11]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[15]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[15]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[17]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[17]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[19]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[19]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[22]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1_6[22]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|shiftreg[25]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|shiftreg[25]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|shiftreg[26]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|shiftreg[26]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|shiftreg[31]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|shiftreg[31]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[4]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[4]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[8]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[8]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[10]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[10]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[11]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[11]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[13]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[13]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|d2b_fifo_valid                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|d2b_fifo_valid~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|remword[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|remword[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|remword[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|remword[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|remword[2]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|remword[2]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|rd_addr[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|rd_addr[0]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|rd_addr[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|rd_addr[1]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|rd_addr[2]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|rd_addr[2]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|wr_addr[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|wr_addr[0]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|wr_addr[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|wr_addr[1]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|wr_addr[2]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|wr_addr[2]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|empty_tmp                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|empty_tmp~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|rd_addr[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|rd_addr[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|rd_addr[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|rd_addr[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|rd_addr[2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|rd_addr[2]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|sclr_d1                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|sclr_d1~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|wr_addr[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|wr_addr[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12458 ) ; 0.00 % ( 0 / 12458 )       ; 0.00 % ( 0 / 12458 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12458 ) ; 0.00 % ( 0 / 12458 )       ; 0.00 % ( 0 / 12458 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 12248 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 192 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 18 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,175 / 15,880        ; 20 %  ;
; ALMs needed [=A-B+C]                                        ; 3,175                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,139 / 15,880        ; 26 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,717                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,042                 ;       ;
;         [c] ALMs used for registers                         ; 1,380                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 972 / 15,880          ; 6 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 8 / 15,880            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 6                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 501 / 1,588           ; 32 %  ;
;     -- Logic LABs                                           ; 501                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,154                 ;       ;
;     -- 7 input functions                                    ; 12                    ;       ;
;     -- 6 input functions                                    ; 933                   ;       ;
;     -- 5 input functions                                    ; 782                   ;       ;
;     -- 4 input functions                                    ; 621                   ;       ;
;     -- <=3 input functions                                  ; 2,806                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,006                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 6,603                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,193 / 31,760        ; 19 %  ;
;         -- Secondary logic registers                        ; 410 / 31,760          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,256                 ;       ;
;         -- Routing optimization registers                   ; 347                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 1 / 314               ; < 1 % ;
;     -- Clock pins                                           ; 1 / 6                 ; 17 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 42 / 270              ; 16 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 140,441 / 2,764,800   ; 5 %   ;
; Total block memory implementation bits                      ; 430,080 / 2,764,800   ; 16 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 7 / 84                ; 8 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 5                 ; 20 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 6.5% / 6.7% / 5.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 24.4% / 25.9% / 19.9% ;       ;
; Maximum fan-out                                             ; 5639                  ;       ;
; Highest non-global fan-out                                  ; 4973                  ;       ;
; Total fan-out                                               ; 48616                 ;       ;
; Average fan-out                                             ; 3.79                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3114 / 15880 ( 20 % ) ; 61 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3114                  ; 61                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4060 / 15880 ( 26 % ) ; 81 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1699                  ; 18                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1012                  ; 31                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1349                  ; 32                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 954 / 15880 ( 6 % )   ; 20 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 8 / 15880 ( < 1 % )   ; 0 / 15880 ( 0 % )    ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 6                     ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 492 / 1588 ( 31 % )   ; 10 / 1588 ( < 1 % )  ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 492                   ; 10                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 5064                  ; 90                   ; 0                              ;
;     -- 7 input functions                                    ; 11                    ; 1                    ; 0                              ;
;     -- 6 input functions                                    ; 919                   ; 14                   ; 0                              ;
;     -- 5 input functions                                    ; 758                   ; 24                   ; 0                              ;
;     -- 4 input functions                                    ; 608                   ; 13                   ; 0                              ;
;     -- <=3 input functions                                  ; 2768                  ; 38                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 970                   ; 36                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 6094 / 31760 ( 19 % ) ; 99 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 400 / 31760 ( 1 % )   ; 10 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 6154                  ; 102                  ; 0                              ;
;         -- Routing optimization registers                   ; 340                   ; 7                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 0                     ; 0                    ; 1                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 140441                ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 430080                ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 42 / 270 ( 15 % )     ; 0 / 270 ( 0 % )      ; 0 / 270 ( 0 % )                ;
; DSP block                                                   ; 7 / 84 ( 8 % )        ; 0 / 84 ( 0 % )       ; 0 / 84 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )      ; 2 / 110 ( 1 % )                ;
; Fractional PLL                                              ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )        ; 1 / 5 ( 20 % )                 ;
; PLL Output Counter                                          ; 0 / 45 ( 0 % )        ; 0 / 45 ( 0 % )       ; 2 / 45 ( 4 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )        ; 1 / 5 ( 20 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )        ; 1 / 5 ( 20 % )                 ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 6668                  ; 158                  ; 1                              ;
;     -- Registered Input Connections                         ; 6593                  ; 105                  ; 0                              ;
;     -- Output Connections                                   ; 18                    ; 49                   ; 6760                           ;
;     -- Registered Output Connections                        ; 14                    ; 49                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 48537                 ; 821                  ; 6815                           ;
;     -- Registered Connections                               ; 29630                 ; 557                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 66                   ; 6620                           ;
;     -- sld_hub:auto_hub                                     ; 66                    ; 0                    ; 141                            ;
;     -- hard_block:auto_generated_inst                       ; 6620                  ; 141                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 42                    ; 51                   ; 5                              ;
;     -- Output Ports                                         ; 18                    ; 68                   ; 12                             ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 4                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 35                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 3                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 58                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; sysclk ; V11   ; 3B       ; 15           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; --                        ; User                 ; no        ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 32 ( 3 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 0 / 68 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; sysclk                          ; input  ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                   ;                           ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+
; MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                   ; Integer PLL               ;
;     -- PLL Location                                                                                               ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                    ; Global Clock              ;
;     -- PLL Bandwidth                                                                                              ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                    ; 1200000 to 600000 Hz      ;
;     -- Reference Clock Frequency                                                                                  ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                 ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                          ; 375.0 MHz                 ;
;     -- PLL Operation Mode                                                                                         ; Normal                    ;
;     -- PLL Freq Min Lock                                                                                          ; 40.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                          ; 106.666666 MHz            ;
;     -- PLL Enable                                                                                                 ; On                        ;
;     -- PLL Fractional Division                                                                                    ; N/A                       ;
;     -- M Counter                                                                                                  ; 15                        ;
;     -- N Counter                                                                                                  ; 2                         ;
;     -- PLL Refclk Select                                                                                          ;                           ;
;             -- PLL Refclk Select Location                                                                         ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                 ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                 ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                    ; N/A                       ;
;             -- CORECLKIN source                                                                                   ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                 ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                  ; N/A                       ;
;             -- RXIQCLKIN source                                                                                   ; N/A                       ;
;             -- CLKIN(0) source                                                                                    ; sysclk~input              ;
;             -- CLKIN(1) source                                                                                    ; N/A                       ;
;             -- CLKIN(2) source                                                                                    ; N/A                       ;
;             -- CLKIN(3) source                                                                                    ; N/A                       ;
;     -- PLL Output Counter                                                                                         ;                           ;
;         -- MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                             ; 25.0 MHz                  ;
;             -- Output Clock Location                                                                              ; PLLOUTPUTCOUNTER_X0_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                             ; On                        ;
;             -- Duty Cycle                                                                                         ; 50.0000                   ;
;             -- Phase Shift                                                                                        ; 0.000000 degrees          ;
;             -- C Counter                                                                                          ; 15                        ;
;             -- C Counter PH Mux PRST                                                                              ; 0                         ;
;             -- C Counter PRST                                                                                     ; 1                         ;
;         -- MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|generic_pll2~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                             ; 125.0 MHz                 ;
;             -- Output Clock Location                                                                              ; PLLOUTPUTCOUNTER_X0_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                             ; On                        ;
;             -- Duty Cycle                                                                                         ; 50.0000                   ;
;             -- Phase Shift                                                                                        ; 0.000000 degrees          ;
;             -- C Counter                                                                                          ; 3                         ;
;             -- C Counter PH Mux PRST                                                                              ; 0                         ;
;             -- C Counter PRST                                                                                     ; 1                         ;
;                                                                                                                   ;                           ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |HDL_DUT_fil                                                                                                                            ; 3174.5 (1.2)         ; 4138.5 (1.5)                     ; 971.5 (0.3)                                       ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 5154 (3)            ; 6603 (0)                  ; 0 (0)         ; 140441            ; 42    ; 7          ; 1    ; 0            ; |HDL_DUT_fil                                                                                                                                                                                                                                                                                                                                            ; HDL_DUT_fil                       ; work         ;
;    |FILCore:u_FILCore|                                                                                                                  ; 3112.3 (0.0)         ; 4057.0 (0.0)                     ; 952.2 (0.0)                                       ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 5061 (0)            ; 6494 (0)                  ; 0 (0)         ; 140441            ; 42    ; 7          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore                                                                                                                                                                                                                                                                                                                          ; FILCore                           ; work         ;
;       |FILCommLayer:u_FILCommLayer|                                                                                                     ; 631.3 (0.0)          ; 737.2 (0.0)                      ; 106.8 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 1018 (0)            ; 1147 (0)                  ; 0 (0)         ; 133392            ; 18    ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer                                                                                                                                                                                                                                                                                              ; FILCommLayer                      ; work         ;
;          |FILPktProc:u_FILPktProc|                                                                                                      ; 445.0 (0.0)          ; 500.0 (0.0)                      ; 56.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 740 (0)             ; 774 (0)                   ; 0 (0)         ; 90240             ; 12    ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc                                                                                                                                                                                                                                                                      ; FILPktProc                        ; work         ;
;             |FILCmdProc:u_FILCmdProc|                                                                                                   ; 30.7 (30.7)          ; 34.7 (34.7)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (57)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc                                                                                                                                                                                                                                              ; FILCmdProc                        ; work         ;
;             |FILDataProc:u_FILDataProc|                                                                                                 ; 225.5 (87.8)         ; 254.7 (110.0)                    ; 29.2 (22.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 371 (151)           ; 345 (129)                 ; 0 (0)         ; 55296             ; 7     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc                                                                                                                                                                                                                                            ; FILDataProc                       ; work         ;
;                |MWAsyncFIFO:u_rxFIFO|                                                                                                   ; 70.2 (69.8)          ; 73.3 (73.0)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (109)           ; 113 (113)                 ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO                                                                                                                                                                                                                       ; MWAsyncFIFO                       ; work         ;
;                   |MWDPRAM:dpram|                                                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram                                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0                                                                                                                                                                                 ; altsyncram                        ; work         ;
;                         |altsyncram_5co1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated                                                                                                                                                  ; altsyncram_5co1                   ; work         ;
;                |MWAsyncFIFO:u_txFIFO|                                                                                                   ; 67.5 (67.2)          ; 71.4 (71.0)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (109)           ; 103 (103)                 ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO                                                                                                                                                                                                                       ; MWAsyncFIFO                       ; work         ;
;                   |MWDPRAM:dpram|                                                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram                                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0                                                                                                                                                                                 ; altsyncram                        ; work         ;
;                         |altsyncram_ubo1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated                                                                                                                                                  ; altsyncram_ubo1                   ; work         ;
;             |FILPktMUX:u_FILPktMUX|                                                                                                     ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX                                                                                                                                                                                                                                                ; FILPktMUX                         ; work         ;
;             |FILUDPCRC:u_FILUDPCRC|                                                                                                     ; 19.3 (19.3)          ; 20.3 (20.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 55 (55)                   ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC                                                                                                                                                                                                                                                ; FILUDPCRC                         ; work         ;
;                |MWDPRAM:u_MWDPRAM|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM                                                                                                                                                                                                                              ; MWDPRAM                           ; work         ;
;                   |altsyncram:memory_rtl_0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_o8s1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_o8s1:auto_generated                                                                                                                                                                       ; altsyncram_o8s1                   ; work         ;
;             |MWUDPPKTBuilder:u_MWUDPPKTBuilder|                                                                                         ; 155.1 (65.1)         ; 176.2 (67.8)                     ; 22.1 (2.7)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 250 (99)            ; 280 (108)                 ; 0 (0)         ; 16512             ; 3     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder                                                                                                                                                                                                                                    ; MWUDPPKTBuilder                   ; work         ;
;                |MWPKTBuffer:u_DATA_BUF|                                                                                                 ; 58.0 (40.1)          ; 71.2 (41.6)                      ; 13.3 (1.5)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 98 (83)             ; 119 (59)                  ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF                                                                                                                                                                                                             ; MWPKTBuffer                       ; work         ;
;                   |MWDPRAM:u_MWDPRAM|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM                                                                                                                                                                                           ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0                                                                                                                                                                   ; altsyncram                        ; work         ;
;                         |altsyncram_c7s1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_c7s1:auto_generated                                                                                                                                    ; altsyncram_c7s1                   ; work         ;
;                   |MWDPRAM:u_PKTINFO|                                                                                                   ; 17.9 (17.9)          ; 29.6 (29.6)                      ; 11.8 (11.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 15 (15)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO                                                                                                                                                                                           ; MWDPRAM                           ; work         ;
;                |MWPKTBuffer:u_STATUS_BUF|                                                                                               ; 32.0 (20.7)          ; 37.2 (22.1)                      ; 6.1 (1.7)                                         ; 0.9 (0.3)                        ; 0.0 (0.0)            ; 53 (41)             ; 53 (28)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF                                                                                                                                                                                                           ; MWPKTBuffer                       ; work         ;
;                   |MWDPRAM:u_MWDPRAM|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0                                                                                                                                                                 ; altsyncram                        ; work         ;
;                         |altsyncram_n2s1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_n2s1:auto_generated                                                                                                                                  ; altsyncram_n2s1                   ; work         ;
;                   |MWDPRAM:u_PKTINFO|                                                                                                   ; 11.3 (11.3)          ; 15.2 (15.2)                      ; 4.4 (4.4)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 12 (12)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;          |MWAJTAG:u_MWAJTAG|                                                                                                            ; 186.3 (97.6)         ; 237.2 (113.6)                    ; 50.8 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 278 (144)           ; 373 (145)                 ; 0 (0)         ; 43152             ; 6     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG                                                                                                                                                                                                                                                                            ; MWAJTAG                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 69.2 (0.0)           ; 95.3 (0.0)                       ; 26.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 172 (0)                   ; 0 (0)         ; 43008             ; 5     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component                                                                                                                                                                                                                                                    ; dcfifo                            ; work         ;
;                |dcfifo_mkq1:auto_generated|                                                                                             ; 69.2 (10.8)          ; 95.3 (26.1)                      ; 26.0 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (17)            ; 172 (59)                  ; 0 (0)         ; 43008             ; 5     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated                                                                                                                                                                                                                         ; dcfifo_mkq1                       ; work         ;
;                   |a_gray2bin_qab:wrptr_g_gray2bin|                                                                                     ; 3.7 (3.7)            ; 4.3 (4.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin                                                                                                                                                                                         ; a_gray2bin_qab                    ; work         ;
;                   |a_gray2bin_qab:ws_dgrp_gray2bin|                                                                                     ; 3.8 (3.8)            ; 4.5 (4.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin                                                                                                                                                                                         ; a_gray2bin_qab                    ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                         ; 14.7 (14.7)          ; 14.7 (14.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                             ; a_graycounter_ldc                 ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                         ; 11.6 (11.6)          ; 12.7 (12.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                             ; a_graycounter_pv6                 ; work         ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 5.6 (0.0)            ; 7.8 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                              ; alt_synch_pipe_apl                ; work         ;
;                      |dffpipe_re9:dffpipe12|                                                                                            ; 5.6 (5.6)            ; 7.8 (7.8)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                        ; dffpipe_re9                       ; work         ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 3.8 (0.0)            ; 8.1 (0.0)                        ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                              ; alt_synch_pipe_bpl                ; work         ;
;                      |dffpipe_se9:dffpipe16|                                                                                            ; 3.8 (3.8)            ; 8.1 (8.1)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                                                                                                                                                                        ; dffpipe_se9                       ; work         ;
;                   |altsyncram_i8d1:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 43008             ; 5     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram                                                                                                                                                                                                ; altsyncram_i8d1                   ; work         ;
;                   |dffpipe_qe9:ws_brp|                                                                                                  ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                                      ; dffpipe_qe9                       ; work         ;
;                   |dffpipe_qe9:ws_bwp|                                                                                                  ; 2.9 (2.9)            ; 3.7 (3.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                                      ; dffpipe_qe9                       ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                           ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                           ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                          ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                          ; mux_5r7                           ; work         ;
;             |dcfifo:u_rxfifo|                                                                                                           ; 18.3 (0.0)           ; 27.0 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 56 (0)                    ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo                                                                                                                                                                                                                                                            ; dcfifo                            ; work         ;
;                |dcfifo_eip1:auto_generated|                                                                                             ; 18.3 (5.2)           ; 27.0 (7.5)                       ; 8.7 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (5)              ; 56 (22)                   ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated                                                                                                                                                                                                                                 ; dcfifo_eip1                       ; work         ;
;                   |a_graycounter_7cc:wrptr_g1p|                                                                                         ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p                                                                                                                                                                                                     ; a_graycounter_7cc                 ; work         ;
;                   |a_graycounter_bu6:rdptr_g1p|                                                                                         ; 5.3 (5.3)            ; 6.1 (6.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p                                                                                                                                                                                                     ; a_graycounter_bu6                 ; work         ;
;                   |alt_synch_pipe_snl:rs_dgwp|                                                                                          ; 0.8 (0.0)            ; 3.4 (0.0)                        ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp                                                                                                                                                                                                      ; alt_synch_pipe_snl                ; work         ;
;                      |dffpipe_dd9:dffpipe10|                                                                                            ; 0.8 (0.8)            ; 3.4 (3.4)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10                                                                                                                                                                                ; dffpipe_dd9                       ; work         ;
;                   |alt_synch_pipe_tnl:ws_dgrp|                                                                                          ; -0.4 (0.0)           ; 2.7 (0.0)                        ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp                                                                                                                                                                                                      ; alt_synch_pipe_tnl                ; work         ;
;                      |dffpipe_ed9:dffpipe13|                                                                                            ; -0.4 (-0.4)          ; 2.7 (2.7)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13                                                                                                                                                                                ; dffpipe_ed9                       ; work         ;
;                   |altsyncram_23d1:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram                                                                                                                                                                                                        ; altsyncram_23d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                   ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                   ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                  ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                  ; mux_5r7                           ; work         ;
;             |sld_virtual_jtag:sld_virtual_jtag_component|                                                                               ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component                                                                                                                                                                                                                                ; sld_virtual_jtag                  ; work         ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                     ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                                             ; sld_virtual_jtag_basic            ; work         ;
;       |mwfil_chiftop:u_mwfil_chiftop|                                                                                                   ; 2481.0 (0.0)         ; 3319.8 (0.0)                     ; 845.3 (0.0)                                       ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 4043 (0)            ; 5347 (0)                  ; 0 (0)         ; 7049              ; 24    ; 7          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop                                                                                                                                                                                                                                                                                            ; mwfil_chiftop                     ; work         ;
;          |HDL_DUT_wrapper:u_dut|                                                                                                        ; 2270.2 (0.0)         ; 3084.2 (0.0)                     ; 820.5 (0.0)                                       ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 3666 (0)            ; 4945 (0)                  ; 0 (0)         ; 4489              ; 19    ; 7          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut                                                                                                                                                                                                                                                                      ; HDL_DUT_wrapper                   ; work         ;
;             |HDL_DUT:u_HDL_DUT|                                                                                                         ; 2270.2 (26.0)        ; 3084.2 (34.8)                    ; 820.5 (9.9)                                       ; 6.5 (1.1)                        ; 0.0 (0.0)            ; 3666 (36)           ; 4945 (74)                 ; 0 (0)         ; 4489              ; 19    ; 7          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT                                                                                                                                                                                                                                                    ; HDL_DUT                           ; work         ;
;                |altshift_taps:delayMatch1_reg_rtl_0|                                                                                    ; 11.0 (0.0)           ; 11.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 14 (0)                    ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0                                                                                                                                                                                                                ; altshift_taps                     ; work         ;
;                   |shift_taps_guv:auto_generated|                                                                                       ; 11.0 (4.2)           ; 11.5 (4.5)                       ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (9)              ; 14 (5)                    ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated                                                                                                                                                                                  ; shift_taps_guv                    ; work         ;
;                      |altsyncram_tfc1:altsyncram5|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|altsyncram_tfc1:altsyncram5                                                                                                                                                      ; altsyncram_tfc1                   ; work         ;
;                      |cntr_0if:cntr1|                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_0if:cntr1                                                                                                                                                                   ; cntr_0if                          ; work         ;
;                      |cntr_j1h:cntr6|                                                                                                   ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_j1h:cntr6                                                                                                                                                                   ; cntr_j1h                          ; work         ;
;                |altshift_taps:delayMatch1_reg_rtl_1|                                                                                    ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 11 (0)                    ; 0 (0)         ; 392               ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1                                                                                                                                                                                                                ; altshift_taps                     ; work         ;
;                   |shift_taps_nuv:auto_generated|                                                                                       ; 8.0 (3.0)            ; 8.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (6)              ; 11 (4)                    ; 0 (0)         ; 392               ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated                                                                                                                                                                                  ; shift_taps_nuv                    ; work         ;
;                      |altsyncram_9gc1:altsyncram4|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 392               ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4                                                                                                                                                      ; altsyncram_9gc1                   ; work         ;
;                      |cntr_i1h:cntr5|                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|cntr_i1h:cntr5                                                                                                                                                                   ; cntr_i1h                          ; work         ;
;                      |cntr_uhf:cntr1|                                                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|cntr_uhf:cntr1                                                                                                                                                                   ; cntr_uhf                          ; work         ;
;                |altshift_taps:delayMatch_reg_rtl_0|                                                                                     ; 17.3 (0.0)           ; 17.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 22 (0)                    ; 0 (0)         ; 152               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0                                                                                                                                                                                                                 ; altshift_taps                     ; work         ;
;                   |shift_taps_huv:auto_generated|                                                                                       ; 17.3 (6.8)           ; 17.5 (7.0)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (14)             ; 22 (8)                    ; 0 (0)         ; 152               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated                                                                                                                                                                                   ; shift_taps_huv                    ; work         ;
;                      |altsyncram_5gc1:altsyncram5|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 152               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|altsyncram_5gc1:altsyncram5                                                                                                                                                       ; altsyncram_5gc1                   ; work         ;
;                      |cntr_b3h:cntr6|                                                                                                   ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|cntr_b3h:cntr6                                                                                                                                                                    ; cntr_b3h                          ; work         ;
;                      |cntr_njf:cntr1|                                                                                                   ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|cntr_njf:cntr1                                                                                                                                                                    ; cntr_njf                          ; work         ;
;                |hard_decision_demod:u_hard_decision_demod|                                                                              ; 72.6 (8.1)           ; 76.7 (10.3)                      ; 5.3 (2.3)                                         ; 1.1 (0.1)                        ; 0.0 (0.0)            ; 116 (12)            ; 96 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod                                                                                                                                                                                                          ; hard_decision_demod               ; work         ;
;                   |value_within3:u_value_within3|                                                                                       ; 29.3 (0.3)           ; 30.7 (0.3)                       ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 52 (1)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3                                                                                                                                                                            ; value_within3                     ; work         ;
;                      |nfp_relop_single:u_nfp_relop_comp|                                                                                ; 15.4 (15.4)          ; 16.5 (16.5)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 27 (27)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp                                                                                                                                          ; nfp_relop_single                  ; work         ;
;                      |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                        ; 13.7 (13.7)          ; 13.9 (13.9)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                                  ; nfp_relop_single_block            ; work         ;
;                   |value_within:u_value_within|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within                                                                                                                                                                              ; value_within                      ; work         ;
;                   |value_within:u_value_within1|                                                                                        ; 13.7 (0.3)           ; 14.8 (0.3)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (1)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1                                                                                                                                                                             ; value_within                      ; work         ;
;                      |nfp_relop_single:u_nfp_relop_comp|                                                                                ; 7.9 (7.9)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp                                                                                                                                           ; nfp_relop_single                  ; work         ;
;                      |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                        ; 5.5 (5.5)            ; 6.3 (6.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                                   ; nfp_relop_single_block            ; work         ;
;                   |value_within:u_value_within2|                                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2                                                                                                                                                                             ; value_within                      ; work         ;
;                   |value_within:u_value_within5|                                                                                        ; 2.8 (0.3)            ; 2.8 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5                                                                                                                                                                             ; value_within                      ; work         ;
;                      |nfp_relop_single:u_nfp_relop_comp|                                                                                ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp                                                                                                                                           ; nfp_relop_single                  ; work         ;
;                      |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                                   ; nfp_relop_single_block            ; work         ;
;                   |value_within:u_value_within6|                                                                                        ; 1.4 (0.3)            ; 1.4 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6                                                                                                                                                                             ; value_within                      ; work         ;
;                      |nfp_relop_single:u_nfp_relop_comp|                                                                                ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp                                                                                                                                           ; nfp_relop_single                  ; work         ;
;                   |value_within:u_value_within7|                                                                                        ; 10.4 (0.3)           ; 10.5 (0.3)                       ; 0.9 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7                                                                                                                                                                             ; value_within                      ; work         ;
;                      |nfp_relop_single:u_nfp_relop_comp|                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp                                                                                                                                           ; nfp_relop_single                  ; work         ;
;                      |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                        ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.9 (0.9)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                                   ; nfp_relop_single_block            ; work         ;
;                   |value_within_pi:u_value_within_pi|                                                                                   ; 5.8 (0.3)            ; 5.8 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi                                                                                                                                                                        ; value_within_pi                   ; work         ;
;                      |nfp_relop_single_block1:u_nfp_relop_comp|                                                                         ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp                                                                                                                               ; nfp_relop_single_block1           ; work         ;
;                      |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                              ; nfp_relop_single_block            ; work         ;
;                |nfp_add_single:u_nfp_add_comp|                                                                                          ; 312.0 (290.1)        ; 333.2 (309.7)                    ; 22.2 (20.6)                                       ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 463 (416)           ; 423 (398)                 ; 0 (0)         ; 453               ; 4     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp                                                                                                                                                                                                                      ; nfp_add_single                    ; work         ;
;                   |altshift_taps:Delay17_reg_rtl_0|                                                                                     ; 10.3 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 11 (0)                    ; 0 (0)         ; 225               ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0                                                                                                                                                                                      ; altshift_taps                     ; work         ;
;                      |shift_taps_juv:auto_generated|                                                                                    ; 10.3 (3.7)           ; 10.3 (3.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (8)              ; 11 (4)                    ; 0 (0)         ; 225               ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated                                                                                                                                                        ; shift_taps_juv                    ; work         ;
;                         |altsyncram_rfc1:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 225               ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|altsyncram_rfc1:altsyncram5                                                                                                                            ; altsyncram_rfc1                   ; work         ;
;                         |cntr_e1h:cntr6|                                                                                                ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_e1h:cntr6                                                                                                                                         ; cntr_e1h                          ; work         ;
;                         |cntr_rhf:cntr1|                                                                                                ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_rhf:cntr1                                                                                                                                         ; cntr_rhf                          ; work         ;
;                   |altshift_taps:Delay2_out1_3_rtl_0|                                                                                   ; 5.8 (0.0)            ; 6.8 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 7 (0)                     ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;                      |shift_taps_buv:auto_generated|                                                                                    ; 5.8 (1.3)            ; 6.8 (2.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (3)              ; 7 (3)                     ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated                                                                                                                                                      ; shift_taps_buv                    ; work         ;
;                         |altsyncram_bfc1:altsyncram4|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|altsyncram_bfc1:altsyncram4                                                                                                                          ; altsyncram_bfc1                   ; work         ;
;                         |cntr_b1h:cntr5|                                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|cntr_b1h:cntr5                                                                                                                                       ; cntr_b1h                          ; work         ;
;                         |cntr_ohf:cntr1|                                                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|cntr_ohf:cntr1                                                                                                                                       ; cntr_ohf                          ; work         ;
;                   |altshift_taps:Delay2_reg_rtl_0|                                                                                      ; 5.7 (0.0)            ; 6.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 7 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0                                                                                                                                                                                       ; altshift_taps                     ; work         ;
;                      |shift_taps_fuv:auto_generated|                                                                                    ; 5.7 (1.7)            ; 6.3 (2.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (5)              ; 7 (3)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated                                                                                                                                                         ; shift_taps_fuv                    ; work         ;
;                         |altsyncram_nfc1:altsyncram4|                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4                                                                                                                             ; altsyncram_nfc1                   ; work         ;
;                         |cntr_d1h:cntr5|                                                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5                                                                                                                                          ; cntr_d1h                          ; work         ;
;                         |cntr_phf:cntr1|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_phf:cntr1                                                                                                                                          ; cntr_phf                          ; work         ;
;                |nfp_atan_single:u_nfp_atan_comp|                                                                                        ; 934.0 (873.0)        ; 1233.6 (1172.8)                  ; 301.3 (301.5)                                     ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 1462 (1341)         ; 1875 (1803)               ; 0 (0)         ; 1893              ; 6     ; 7          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp                                                                                                                                                                                                                    ; nfp_atan_single                   ; work         ;
;                   |altshift_taps:Delay25_reg_1_rtl_0|                                                                                   ; 10.2 (0.0)           ; 10.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 11 (0)                    ; 0 (0)         ; 84                ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0                                                                                                                                                                                  ; altshift_taps                     ; work         ;
;                      |shift_taps_duv:auto_generated|                                                                                    ; 10.2 (3.2)           ; 10.3 (3.7)                       ; 0.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (7)              ; 11 (4)                    ; 0 (0)         ; 84                ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated                                                                                                                                                    ; shift_taps_duv                    ; work         ;
;                         |altsyncram_lfc1:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 84                ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|altsyncram_lfc1:altsyncram5                                                                                                                        ; altsyncram_lfc1                   ; work         ;
;                         |cntr_g1h:cntr6|                                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|cntr_g1h:cntr6                                                                                                                                     ; cntr_g1h                          ; work         ;
;                         |cntr_shf:cntr1|                                                                                                ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|cntr_shf:cntr1                                                                                                                                     ; cntr_shf                          ; work         ;
;                   |altshift_taps:Delay25_reg_rtl_0|                                                                                     ; 16.7 (0.0)           ; 16.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 20 (0)                    ; 0 (0)         ; 825               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;                      |shift_taps_vvv:auto_generated|                                                                                    ; 16.7 (6.2)           ; 16.7 (6.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (12)             ; 20 (7)                    ; 0 (0)         ; 825               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated                                                                                                                                                      ; shift_taps_vvv                    ; work         ;
;                         |altsyncram_vic1:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 825               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|altsyncram_vic1:altsyncram5                                                                                                                          ; altsyncram_vic1                   ; work         ;
;                         |cntr_23h:cntr6|                                                                                                ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_23h:cntr6                                                                                                                                       ; cntr_23h                          ; work         ;
;                         |cntr_fjf:cntr1|                                                                                                ; 4.5 (4.0)            ; 4.5 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_fjf:cntr1                                                                                                                                       ; cntr_fjf                          ; work         ;
;                            |cmpr_e9c:cmpr9|                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_fjf:cntr1|cmpr_e9c:cmpr9                                                                                                                        ; cmpr_e9c                          ; work         ;
;                   |altshift_taps:Delay6_reg_1_rtl_0|                                                                                    ; 11.5 (0.0)           ; 11.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 14 (0)                    ; 0 (0)         ; 374               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0                                                                                                                                                                                   ; altshift_taps                     ; work         ;
;                      |shift_taps_rvv:auto_generated|                                                                                    ; 11.5 (4.2)           ; 11.5 (4.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (9)              ; 14 (5)                    ; 0 (0)         ; 374               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated                                                                                                                                                     ; shift_taps_rvv                    ; work         ;
;                         |altsyncram_jic1:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 374               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|altsyncram_jic1:altsyncram5                                                                                                                         ; altsyncram_jic1                   ; work         ;
;                         |cntr_9jf:cntr1|                                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_9jf:cntr1                                                                                                                                      ; cntr_9jf                          ; work         ;
;                         |cntr_m1h:cntr6|                                                                                                ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_m1h:cntr6                                                                                                                                      ; cntr_m1h                          ; work         ;
;                   |altshift_taps:reduced_reg_2_rtl_0|                                                                                   ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 14 (0)                    ; 0 (0)         ; 480               ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0                                                                                                                                                                                  ; altshift_taps                     ; work         ;
;                      |shift_taps_qvv:auto_generated|                                                                                    ; 10.5 (3.5)           ; 10.5 (3.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (8)              ; 14 (6)                    ; 0 (0)         ; 480               ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated                                                                                                                                                    ; shift_taps_qvv                    ; work         ;
;                         |altsyncram_ric1:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 480               ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|altsyncram_ric1:altsyncram5                                                                                                                        ; altsyncram_ric1                   ; work         ;
;                         |cntr_8jf:cntr1|                                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|cntr_8jf:cntr1                                                                                                                                     ; cntr_8jf                          ; work         ;
;                         |cntr_l1h:cntr6|                                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|cntr_l1h:cntr6                                                                                                                                     ; cntr_l1h                          ; work         ;
;                   |altshift_taps:reduced_reg_rtl_0|                                                                                     ; 11.8 (0.0)           ; 11.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 13 (0)                    ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;                      |shift_taps_nvv:auto_generated|                                                                                    ; 11.8 (4.0)           ; 11.8 (4.5)                       ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (9)              ; 13 (5)                    ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated                                                                                                                                                      ; shift_taps_nvv                    ; work         ;
;                         |altsyncram_bic1:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|altsyncram_bic1:altsyncram5                                                                                                                          ; altsyncram_bic1                   ; work         ;
;                         |cntr_djf:cntr1|                                                                                                ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|cntr_djf:cntr1                                                                                                                                       ; cntr_djf                          ; work         ;
;                         |cntr_v2h:cntr6|                                                                                                ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|cntr_v2h:cntr6                                                                                                                                       ; cntr_v2h                          ; work         ;
;                |nfp_div_single:u_nfp_div_comp|                                                                                          ; 587.6 (518.8)        ; 1040.4 (970.4)                   ; 454.2 (453.1)                                     ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 1062 (926)          ; 2018 (1931)               ; 0 (0)         ; 1311              ; 5     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp                                                                                                                                                                                                                      ; nfp_div_single                    ; work         ;
;                   |altshift_taps:Delay11_reg_rtl_0|                                                                                     ; 13.7 (0.0)           ; 14.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 19 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0                                                                                                                                                                                      ; altshift_taps                     ; work         ;
;                      |shift_taps_auv:auto_generated|                                                                                    ; 13.7 (5.0)           ; 14.2 (5.2)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 19 (6)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated                                                                                                                                                        ; shift_taps_auv                    ; work         ;
;                         |altsyncram_jfc1:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5                                                                                                                            ; altsyncram_jfc1                   ; work         ;
;                         |cntr_43h:cntr6|                                                                                                ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_43h:cntr6                                                                                                                                         ; cntr_43h                          ; work         ;
;                         |cntr_ejf:cntr1|                                                                                                ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_ejf:cntr1                                                                                                                                         ; cntr_ejf                          ; work         ;
;                   |altshift_taps:Delay54_reg_rtl_0|                                                                                     ; 13.7 (0.0)           ; 14.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 17 (0)                    ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0                                                                                                                                                                                      ; altshift_taps                     ; work         ;
;                      |shift_taps_9uv:auto_generated|                                                                                    ; 13.7 (5.2)           ; 14.0 (5.2)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 17 (6)                    ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated                                                                                                                                                        ; shift_taps_9uv                    ; work         ;
;                         |altsyncram_hfc1:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|altsyncram_hfc1:altsyncram5                                                                                                                            ; altsyncram_hfc1                   ; work         ;
;                         |cntr_83h:cntr6|                                                                                                ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_83h:cntr6                                                                                                                                         ; cntr_83h                          ; work         ;
;                         |cntr_bjf:cntr1|                                                                                                ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_bjf:cntr1                                                                                                                                         ; cntr_bjf                          ; work         ;
;                   |altshift_taps:Delay55_reg_rtl_0|                                                                                     ; 14.2 (0.0)           ; 14.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 16 (0)                    ; 0 (0)         ; 899               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0                                                                                                                                                                                      ; altshift_taps                     ; work         ;
;                      |shift_taps_1001:auto_generated|                                                                                   ; 14.2 (5.2)           ; 14.2 (5.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (10)             ; 16 (6)                    ; 0 (0)         ; 899               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated                                                                                                                                                       ; shift_taps_1001                   ; work         ;
;                         |altsyncram_1jc1:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 899               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|altsyncram_1jc1:altsyncram5                                                                                                                           ; altsyncram_1jc1                   ; work         ;
;                         |cntr_73h:cntr6|                                                                                                ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_73h:cntr6                                                                                                                                        ; cntr_73h                          ; work         ;
;                         |cntr_jjf:cntr1|                                                                                                ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_jjf:cntr1                                                                                                                                        ; cntr_jjf                          ; work         ;
;                   |altshift_taps:Delay8_reg_rtl_0|                                                                                      ; 14.2 (0.0)           ; 14.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 17 (0)                    ; 0 (0)         ; 200               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0                                                                                                                                                                                       ; altshift_taps                     ; work         ;
;                      |shift_taps_iuv:auto_generated|                                                                                    ; 14.2 (5.2)           ; 14.5 (5.2)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (10)             ; 17 (6)                    ; 0 (0)         ; 200               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated                                                                                                                                                         ; shift_taps_iuv                    ; work         ;
;                         |altsyncram_1gc1:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 200               ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|altsyncram_1gc1:altsyncram5                                                                                                                             ; altsyncram_1gc1                   ; work         ;
;                         |cntr_33h:cntr6|                                                                                                ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_33h:cntr6                                                                                                                                          ; cntr_33h                          ; work         ;
;                         |cntr_gjf:cntr1|                                                                                                ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_gjf:cntr1                                                                                                                                          ; cntr_gjf                          ; work         ;
;                   |altshift_taps:Delay_P9_out1_rtl_0|                                                                                   ; 13.2 (0.0)           ; 13.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 18 (0)                    ; 0 (0)         ; 44                ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;                      |shift_taps_8uv:auto_generated|                                                                                    ; 13.2 (5.2)           ; 13.2 (5.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 18 (6)                    ; 0 (0)         ; 44                ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated                                                                                                                                                      ; shift_taps_8uv                    ; work         ;
;                         |altsyncram_ffc1:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 44                ; 1     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|altsyncram_ffc1:altsyncram5                                                                                                                          ; altsyncram_ffc1                   ; work         ;
;                         |cntr_03h:cntr6|                                                                                                ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_03h:cntr6                                                                                                                                       ; cntr_03h                          ; work         ;
;                         |cntr_cjf:cntr1|                                                                                                ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_cjf:cntr1                                                                                                                                       ; cntr_cjf                          ; work         ;
;                |nfp_relop_single_block:u_nfp_relop_comp|                                                                                ; 7.7 (7.7)            ; 9.0 (9.0)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp                                                                                                                                                                                                            ; nfp_relop_single_block            ; work         ;
;                |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                              ; 7.4 (7.4)            ; 8.7 (8.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                                                                                                          ; nfp_relop_single_block            ; work         ;
;                |nfp_sub_single:u_nfp_sub_comp|                                                                                          ; 286.5 (286.5)        ; 310.7 (310.7)                    ; 24.3 (24.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 420 (420)           ; 398 (398)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp                                                                                                                                                                                                                      ; nfp_sub_single                    ; work         ;
;          |mwfil_chifcore:u_mwfil_chifcore|                                                                                              ; 210.8 (0.0)          ; 235.7 (0.0)                      ; 24.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 377 (0)             ; 402 (0)                   ; 0 (0)         ; 2560              ; 5     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore                                                                                                                                                                                                                                                            ; mwfil_chifcore                    ; work         ;
;             |mwfil_bus2dut:\NormalBlock:u_bus2dut|                                                                                      ; 9.7 (9.7)            ; 28.0 (28.0)                      ; 18.3 (18.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut                                                                                                                                                                                                                       ; mwfil_bus2dut                     ; work         ;
;             |mwfil_controller:u_controller|                                                                                             ; 40.4 (40.4)          ; 41.6 (41.6)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller                                                                                                                                                                                                                              ; mwfil_controller                  ; work         ;
;             |mwfil_dut2bus:u_dut2bus|                                                                                                   ; 56.7 (56.7)          ; 61.5 (61.5)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus                                                                                                                                                                                                                                    ; mwfil_dut2bus                     ; work         ;
;             |mwfil_udfifo:\NormalBlock:u_b2dfifo|                                                                                       ; 45.1 (45.1)          ; 45.1 (45.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 82 (82)                   ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo                                                                                                                                                                                                                        ; mwfil_udfifo                      ; work         ;
;                |mwfil_dpscram:u_dpscram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram                                                                                                                                                                                                ; mwfil_dpscram                     ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0                                                                                                                                                                           ; altsyncram                        ; work         ;
;                      |altsyncram_hns1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_hns1:auto_generated                                                                                                                                            ; altsyncram_hns1                   ; work         ;
;             |mwfil_udfifo:u_d2bfifo|                                                                                                    ; 59.0 (59.0)          ; 59.5 (59.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (117)           ; 115 (115)                 ; 0 (0)         ; 1536              ; 3     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo                                                                                                                                                                                                                                     ; mwfil_udfifo                      ; work         ;
;                |mwfil_dpscram:u_dpscram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 3     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram                                                                                                                                                                                                             ; mwfil_dpscram                     ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 3     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                      |altsyncram_sqs1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 3     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_sqs1:auto_generated                                                                                                                                                         ; altsyncram_sqs1                   ; work         ;
;    |MWClkMgr:u_ClockManager|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|MWClkMgr:u_ClockManager                                                                                                                                                                                                                                                                                                                    ; MWClkMgr                          ; work         ;
;       |altpll:u_dcm|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|MWClkMgr:u_ClockManager|altpll:u_dcm                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |clockmodule_altpll:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated                                                                                                                                                                                                                                                                     ; clockmodule_altpll                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 61.0 (0.5)           ; 80.0 (0.5)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (1)              ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 60.5 (0.0)           ; 79.5 (0.0)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 60.5 (0.0)           ; 79.5 (0.0)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 60.5 (0.3)           ; 79.5 (3.0)                       ; 19.0 (2.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (1)              ; 109 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 60.2 (0.0)           ; 76.5 (0.0)                       ; 16.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 60.2 (40.5)          ; 76.5 (54.4)                      ; 16.3 (13.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (55)             ; 104 (75)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.7 (9.7)            ; 10.0 (10.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.0 (10.0)          ; 12.1 (12.1)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                 ;
+--------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name   ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; sysclk ; Input    ; -- ; (0)  ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
+--------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; sysclk              ;                   ;         ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                  ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|cmdReg[1]~0                                                                                                                                                                                                                                                  ; LABCELL_X10_Y2_N33        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|dutrst                                                                                                                                                                                                                                                       ; FF_X13_Y3_N59             ; 349     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|dutrst                                                                                                                                                                                                                                                       ; FF_X13_Y3_N59             ; 4800    ; Async. clear                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|statusVld                                                                                                                                                                                                                                                    ; FF_X10_Y3_N25             ; 10      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|txrst_int                                                                                                                                                                                                                                                    ; FF_X13_Y3_N50             ; 259     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|memory~22                                                                                                                                                                                                               ; LABCELL_X9_Y6_N54         ; 43      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_addr_bin[0]~0                                                                                                                                                                                                                      ; LABCELL_X11_Y6_N3         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rst_clkin_sync2                                                                                                                                                                                                                       ; FF_X13_Y4_N53             ; 122     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|memory~21                                                                                                                                                                                                               ; LABCELL_X15_Y4_N45        ; 29      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|dvld                                                                                                                                                                                                                                  ; FF_X13_Y4_N7              ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_addr_bin[10]~11                                                                                                                                                                                                                    ; LABCELL_X11_Y4_N36        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rst_clkin_sync2                                                                                                                                                                                                                       ; FF_X7_Y6_N50              ; 116     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|dut_dout_reg[4]~0                                                                                                                                                                                                                                          ; MLABCELL_X14_Y7_N57       ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|dut_dout_reg[4]~1                                                                                                                                                                                                                                          ; MLABCELL_X14_Y7_N51       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|dut_doutvld_reg                                                                                                                                                                                                                                            ; FF_X18_Y4_N38             ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state~20                                                                                                                                                                                                                                                ; LABCELL_X4_Y7_N15         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|simcycle[13]~0                                                                                                                                                                                                                                             ; MLABCELL_X3_Y7_N33        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|simcycle_low[6]~0                                                                                                                                                                                                                                          ; LABCELL_X4_Y7_N6          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_dlen[6]~0                                                                                                                                                                                                                                               ; LABCELL_X4_Y7_N54         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_dlen_actual[13]~0                                                                                                                                                                                                                                       ; MLABCELL_X8_Y9_N54        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_dlen_actual[13]~1                                                                                                                                                                                                                                       ; MLABCELL_X8_Y9_N57        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_dlen_low[0]~0                                                                                                                                                                                                                                           ; LABCELL_X4_Y7_N39         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_state.TX_DATA                                                                                                                                                                                                                                           ; FF_X10_Y7_N38             ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|txfifo_din[5]~0                                                                                                                                                                                                                                            ; LABCELL_X13_Y7_N15        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[6]~0                                                                                                                                                                                                                                                    ; LABCELL_X9_Y2_N36         ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[9]~0                                                                                                                                                                                                                                                    ; LABCELL_X9_Y1_N36         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrState~9                                                                                                                                                                                                                                                      ; LABCELL_X9_Y2_N51         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|Add6~2                                                                                                                                                                                                                      ; LABCELL_X17_Y3_N39        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~85                                                                                                                                                                                                 ; LABCELL_X17_Y3_N51        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~86                                                                                                                                                                                                 ; LABCELL_X15_Y3_N54        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~87                                                                                                                                                                                                 ; LABCELL_X15_Y3_N51        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|payloadLen[4]~0                                                                                                                                                                                                             ; LABCELL_X17_Y3_N42        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|payloadLen[4]~1                                                                                                                                                                                                             ; LABCELL_X17_Y3_N45        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|pktInfo_wrAddr[0]~0                                                                                                                                                                                                         ; LABCELL_X17_Y3_N57        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[1]~0                                                                                                                                                                                                                 ; LABCELL_X15_Y5_N54        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|Add6~2                                                                                                                                                                                                                    ; LABCELL_X13_Y1_N3         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~43                                                                                                                                                                                               ; LABCELL_X13_Y1_N39        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~44                                                                                                                                                                                               ; LABCELL_X13_Y1_N54        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~45                                                                                                                                                                                               ; LABCELL_X13_Y1_N57        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|payloadLen[4]~1                                                                                                                                                                                                           ; LABCELL_X18_Y3_N57        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|pktInfo_wrAddr[1]~0                                                                                                                                                                                                       ; LABCELL_X13_Y3_N45        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[31]~0                                                                                                                                                                                                                                ; LABCELL_X15_Y2_N9         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[31]~1                                                                                                                                                                                                                                ; MLABCELL_X14_Y3_N51       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktData[5]~2                                                                                                                                                                                                                                       ; LABCELL_X13_Y3_N42        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktData[5]~3                                                                                                                                                                                                                                       ; LABCELL_X13_Y3_N51        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[2]~0                                                                                                                                                                                                                                     ; LABCELL_X13_Y1_N33        ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|RxDataValid_tmp                                                                                                                                                                                                                                                                            ; FF_X9_Y1_N59              ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxDataLength_reg[11]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X8_Y5_N12        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxHeader_shift_reg[0]~1                                                                                                                                                                                                                                                                    ; LABCELL_X1_Y3_N51         ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|bit_count[3]~2                                                                                                                                                                                                                                                                             ; LABCELL_X2_Y3_N30         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[12]~2                                                                                                                                                                                                                                                                             ; LABCELL_X2_Y4_N9          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                           ; MLABCELL_X6_Y4_N36        ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                           ; LABCELL_X7_Y5_N36         ; 26      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                   ; LABCELL_X4_Y2_N39         ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                   ; LABCELL_X7_Y2_N0          ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[15]~0                                                                                                                                                                                                                                                                           ; MLABCELL_X8_Y4_N30        ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxData[0]~1                                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y3_N57        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jTxDataLength_reg[12]~0                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y3_N54         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|mac_reset                                                                                                                                                                                                                                                                                  ; FF_X2_Y5_N8               ; 308     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|process_2~0                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y3_N18         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.IDLE_STATE                                                                                                                                                                                                                                                                           ; FF_X1_Y5_N2               ; 31      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.RX_STATE                                                                                                                                                                                                                                                                             ; FF_X4_Y4_N20              ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.TX_HEADER_STATE                                                                                                                                                                                                                                                                      ; FF_X2_Y4_N38              ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[0]~1                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y4_N27         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_0if:cntr1|cout_actual                                                                                                                                                                       ; LABCELL_X30_Y4_N51        ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_j1h:cntr6|counter_reg_bit0~0                                                                                                                                                                ; LABCELL_X30_Y8_N45        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|dffe7                                                                                                                                                                                            ; FF_X30_Y8_N25             ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4|ram_block7a1                                                                                                                                                         ; M10K_X29_Y7_N0            ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4|ram_block7a13                                                                                                                                                        ; M10K_X29_Y7_N0            ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|cntr_i1h:cntr5|counter_reg_bit0~0                                                                                                                                                                ; MLABCELL_X25_Y2_N15       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|dffe6                                                                                                                                                                                            ; FF_X25_Y2_N25             ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|altsyncram_5gc1:altsyncram5|ram_block8a1                                                                                                                                                          ; M10K_X39_Y7_N0            ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|cntr_b3h:cntr6|counter_reg_bit0~0                                                                                                                                                                 ; MLABCELL_X42_Y7_N15       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|cntr_njf:cntr1|cout_actual                                                                                                                                                                        ; LABCELL_X40_Y7_N57        ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|dffe7                                                                                                                                                                                             ; FF_X42_Y7_N1              ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[25]                                                                                                                                                                                                                     ; FF_X40_Y6_N31             ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[4]~0                                                                                                                                                                                                                    ; MLABCELL_X37_Y6_N48       ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay7_out1[4]                                                                                                                                                                                                                       ; FF_X33_Y5_N44             ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay9_reg[1]                                                                                                                                                                                                                        ; FF_X40_Y6_N41             ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay_out1                                                                                                                                                                                                                           ; FF_X32_Y8_N20             ; 73      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Equal8~5                                                                                                                                                                                                                             ; LABCELL_X38_Y6_N54        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Logical_Operator1_out1_3~0                                                                                                                                                                                                           ; LABCELL_X35_Y6_N30        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|alphabitget_Mant_tmp_1_0_out1~0                                                                                                                                                                                                      ; MLABCELL_X37_Y6_N51       ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_e1h:cntr6|counter_reg_bit0~0                                                                                                                                      ; LABCELL_X48_Y5_N12        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|dffe7                                                                                                                                                                  ; FF_X48_Y5_N16             ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|cntr_b1h:cntr5|counter_reg_bit0~0                                                                                                                                    ; MLABCELL_X42_Y14_N27      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|dffe6                                                                                                                                                                ; FF_X41_Y14_N13            ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5|counter_reg_bit0~0                                                                                                                                       ; LABCELL_X40_Y3_N57        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|dffe6                                                                                                                                                                   ; FF_X40_Y3_N19             ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[24]~0                                                                                                                                                                                                               ; LABCELL_X36_Y13_N21       ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[61]~1                                                                                                                                                                                                               ; LABCELL_X36_Y13_N0        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][24]                                                                                                                                                                                                                 ; FF_X31_Y11_N59            ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[9]~0                                                                                                                                                                                                                ; MLABCELL_X42_Y13_N42      ; 72      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_reg[13]                                                                                                                                                                                                                     ; FF_X27_Y13_N2             ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_4[4]                                                                                                                                                                                                                   ; FF_X19_Y18_N17            ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_6[4]                                                                                                                                                                                                                   ; FF_X47_Y12_N26            ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_6[5]                                                                                                                                                                                                                   ; FF_X47_Y12_N11            ; 48      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_3[31]~12                                                                                                                                                                                                               ; LABCELL_X33_Y15_N24       ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_6[36]~0                                                                                                                                                                                                                ; LABCELL_X41_Y9_N45        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|LessThan0~0                                                                                                                                                                                                                        ; LABCELL_X33_Y9_N54        ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftLeft1~93                                                                                                                                                                                                                      ; LABCELL_X38_Y9_N33        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|cntr_g1h:cntr6|counter_reg_bit0~0                                                                                                                                  ; MLABCELL_X37_Y15_N57      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|dffe7                                                                                                                                                              ; FF_X31_Y12_N22            ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_23h:cntr6|counter_reg_bit0~0                                                                                                                                    ; LABCELL_X36_Y15_N57       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_fjf:cntr1|cout_actual                                                                                                                                           ; LABCELL_X28_Y10_N27       ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|dffe7                                                                                                                                                                ; FF_X36_Y15_N19            ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_9jf:cntr1|cout_actual                                                                                                                                          ; LABCELL_X30_Y13_N48       ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_m1h:cntr6|counter_reg_bit0~0                                                                                                                                   ; MLABCELL_X37_Y15_N12      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|dffe7                                                                                                                                                               ; FF_X37_Y15_N16            ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|cntr_8jf:cntr1|cout_actual                                                                                                                                         ; LABCELL_X30_Y16_N24       ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|cntr_l1h:cntr6|counter_reg_bit0~0                                                                                                                                  ; LABCELL_X30_Y18_N39       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|dffe7                                                                                                                                                              ; FF_X30_Y18_N55            ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|cntr_djf:cntr1|cout_actual                                                                                                                                           ; LABCELL_X23_Y13_N18       ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|cntr_v2h:cntr6|counter_reg_bit0~0                                                                                                                                    ; LABCELL_X31_Y12_N27       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|dffe7                                                                                                                                                                ; FF_X31_Y12_N19            ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|shift_arithmetic_selsig_1[4]~4                                                                                                                                                                                                     ; LABCELL_X36_Y14_N15       ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add10~5                                                                                                                                                                                                                              ; MLABCELL_X3_Y12_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add11~5                                                                                                                                                                                                                              ; LABCELL_X4_Y12_N42        ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add12~5                                                                                                                                                                                                                              ; MLABCELL_X8_Y12_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add13~5                                                                                                                                                                                                                              ; LABCELL_X9_Y12_N42        ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add14~5                                                                                                                                                                                                                              ; LABCELL_X10_Y12_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add15~5                                                                                                                                                                                                                              ; LABCELL_X13_Y15_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add16~1                                                                                                                                                                                                                              ; LABCELL_X11_Y15_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add17~5                                                                                                                                                                                                                              ; LABCELL_X10_Y15_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add18~1                                                                                                                                                                                                                              ; LABCELL_X10_Y19_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add19~5                                                                                                                                                                                                                              ; LABCELL_X11_Y19_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add20~1                                                                                                                                                                                                                              ; LABCELL_X13_Y19_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add21~1                                                                                                                                                                                                                              ; MLABCELL_X14_Y19_N42      ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add22~5                                                                                                                                                                                                                              ; MLABCELL_X14_Y21_N42      ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add23~1                                                                                                                                                                                                                              ; LABCELL_X15_Y21_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add24~1                                                                                                                                                                                                                              ; LABCELL_X15_Y17_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add25~1                                                                                                                                                                                                                              ; LABCELL_X17_Y17_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add26~1                                                                                                                                                                                                                              ; LABCELL_X18_Y17_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add27~1                                                                                                                                                                                                                              ; LABCELL_X18_Y15_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add28~1                                                                                                                                                                                                                              ; LABCELL_X15_Y15_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add29~1                                                                                                                                                                                                                              ; MLABCELL_X14_Y15_N42      ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add6~5                                                                                                                                                                                                                               ; MLABCELL_X8_Y10_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add7~1                                                                                                                                                                                                                               ; LABCELL_X7_Y10_N42        ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add8~5                                                                                                                                                                                                                               ; LABCELL_X4_Y10_N42        ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Add9~5                                                                                                                                                                                                                               ; MLABCELL_X3_Y10_N42       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1                                                                                                                                                                                                                          ; FF_X18_Y12_N26            ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay5_out1_1[17]~0                                                                                                                                                                                                                  ; LABCELL_X17_Y12_N6        ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Equal7~0                                                                                                                                                                                                                             ; LABCELL_X23_Y10_N3        ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|LessThan1~20                                                                                                                                                                                                                         ; MLABCELL_X14_Y11_N18      ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5|ram_block8a0                                                                                                                               ; M10K_X20_Y2_N0            ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_43h:cntr6|counter_reg_bit0~0                                                                                                                                      ; LABCELL_X21_Y9_N39        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_ejf:cntr1|cout_actual                                                                                                                                             ; LABCELL_X21_Y2_N24        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|dffe7                                                                                                                                                                  ; FF_X21_Y9_N49             ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_83h:cntr6|counter_reg_bit0~0                                                                                                                                      ; LABCELL_X7_Y9_N45         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_bjf:cntr1|cout_actual                                                                                                                                             ; LABCELL_X13_Y12_N24       ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|dffe7                                                                                                                                                                  ; FF_X7_Y9_N43              ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_73h:cntr6|counter_reg_bit0~0                                                                                                                                     ; LABCELL_X2_Y12_N12        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_jjf:cntr1|cout_actual                                                                                                                                            ; LABCELL_X21_Y10_N18       ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|dffe7                                                                                                                                                                 ; FF_X2_Y12_N16             ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_33h:cntr6|counter_reg_bit0~0                                                                                                                                       ; LABCELL_X27_Y19_N48       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_gjf:cntr1|cout_actual                                                                                                                                              ; LABCELL_X15_Y12_N48       ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|dffe7                                                                                                                                                                   ; FF_X27_Y19_N52            ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_03h:cntr6|counter_reg_bit0~0                                                                                                                                    ; MLABCELL_X25_Y2_N48       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_cjf:cntr1|cout_actual                                                                                                                                           ; MLABCELL_X19_Y14_N24      ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|dffe7                                                                                                                                                                ; FF_X25_Y2_N53             ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay15_out1[25]                                                                                                                                                                                                                     ; FF_X22_Y5_N37             ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay15_out1[9]~0                                                                                                                                                                                                                    ; MLABCELL_X25_Y7_N18       ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay7_out1[4]                                                                                                                                                                                                                       ; FF_X32_Y4_N11             ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay9_reg[1]                                                                                                                                                                                                                        ; FF_X25_Y4_N41             ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay_out1                                                                                                                                                                                                                           ; FF_X32_Y8_N26             ; 73      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Equal8~5                                                                                                                                                                                                                             ; LABCELL_X22_Y6_N30        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Logical_Operator1_out1_3~0                                                                                                                                                                                                           ; LABCELL_X27_Y8_N54        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|alphabitget_Mant_tmp_1_0_out1~0                                                                                                                                                                                                      ; LABCELL_X23_Y6_N54        ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|counter[0]~0                                                                                                                                                                                                                          ; LABCELL_X22_Y8_N12        ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|counter[0]~1                                                                                                                                                                                                                          ; LABCELL_X22_Y8_N18        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|shiftreg[8]~0                                                                                                                                                                                                                         ; LABCELL_X22_Y8_N21        ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|b2d_fifo_rdreq                                                                                                                                                                                                                               ; LABCELL_X10_Y8_N30        ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int                                                                                                                                                                                                                               ; FF_X10_Y8_N50             ; 4954    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|dout[7]~0                                                                                                                                                                                                                                          ; LABCELL_X15_Y6_N51        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|remword_next~1                                                                                                                                                                                                                                     ; LABCELL_X15_Y6_N18        ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|shiftreg[0]~1                                                                                                                                                                                                                                      ; LABCELL_X15_Y6_N12        ; 88      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|shiftreg[88]~61                                                                                                                                                                                                                                    ; LABCELL_X17_Y5_N42        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|rd_addr[0]~0                                                                                                                                                                                                                           ; LABCELL_X10_Y8_N54        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|wr_addr[0]~0                                                                                                                                                                                                                           ; MLABCELL_X6_Y7_N54        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|wr_en                                                                                                                                                                                                                                  ; MLABCELL_X6_Y7_N9         ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|rd_addr[1]~1                                                                                                                                                                                                                                        ; LABCELL_X17_Y5_N18        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|wr_addr[2]~1                                                                                                                                                                                                                                        ; LABCELL_X17_Y5_N15        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|wr_en                                                                                                                                                                                                                                               ; LABCELL_X17_Y5_N51        ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll1_locked                                                                                                                                                                                                                                                            ; FRACTIONALPLL_X0_Y1_N0    ; 38      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll1_outclk                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y2_N1 ; 5620    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll2_outclk                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y0_N1 ; 734     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3             ; 311     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3             ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y2_N11              ; 38      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                      ; LABCELL_X2_Y4_N12         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; MLABCELL_X3_Y2_N42        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X2_Y1_N48         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                             ; MLABCELL_X3_Y1_N15        ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0                             ; LABCELL_X4_Y1_N48         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1              ; LABCELL_X2_Y4_N57         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; MLABCELL_X3_Y3_N42        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X3_Y3_N45        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X2_Y2_N32              ; 18      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X1_Y2_N41              ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y2_N8               ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X2_Y1_N33         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y2_N38              ; 29      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y1_N36         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                 ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|dutrst ; FF_X13_Y3_N59             ; 4800    ; Global Clock         ; GCLK5            ; --                        ;
; MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|fb_clkin                      ; FRACTIONALPLL_X0_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll1_outclk      ; PLLOUTPUTCOUNTER_X0_Y2_N1 ; 5620    ; Global Clock         ; GCLK3            ; --                        ;
; MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll2_outclk      ; PLLOUTPUTCOUNTER_X0_Y0_N1 ; 734     ; Global Clock         ; GCLK2            ; --                        ;
+------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                         ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int ; 4973    ;
+------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------+------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                ; Location                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------+------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 9            ; 4096         ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 36864 ; 4096                        ; 9                           ; 4096                        ; 9                           ; 36864               ; 5           ; 0     ; db/HDL_DUT_fil.ram0_MWDPRAM_6502bd12.hdl.mif       ; M10K_X5_Y7_N0, M10K_X12_Y9_N0, M10K_X12_Y7_N0, M10K_X12_Y6_N0, M10K_X5_Y8_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 9            ; 2048         ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 18432 ; 2048                        ; 9                           ; 2048                        ; 9                           ; 18432               ; 2           ; 0     ; db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif       ; M10K_X12_Y4_N0, M10K_X12_Y5_N0                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_o8s1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 9            ; 2048         ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 18432 ; 2048                        ; 9                           ; 2048                        ; 9                           ; 18432               ; 2           ; 0     ; db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif       ; M10K_X12_Y2_N0, M10K_X12_Y1_N0                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_c7s1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0     ; db/HDL_DUT_fil.ram0_MWDPRAM_4d214765.hdl.mif       ; M10K_X20_Y3_N0, M10K_X20_Y4_N0                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_n2s1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1           ; 0     ; db/HDL_DUT_fil.ram0_MWDPRAM_fbbd6693.hdl.mif       ; M10K_X12_Y3_N0                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 21           ; 2048         ; 21           ; yes                    ; no                      ; yes                    ; yes                     ; 43008 ; 2048                        ; 21                          ; 2048                        ; 21                          ; 43008               ; 5           ; 0     ; None                                               ; M10K_X5_Y3_N0, M10K_X5_Y4_N0, M10K_X5_Y5_N0, M10K_X5_Y6_N0, M10K_X5_Y1_N0    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 9            ; 16           ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 144   ; 16                          ; 9                           ; 16                          ; 9                           ; 144                 ; 1           ; 0     ; None                                               ; M10K_X5_Y2_N0                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|altsyncram_tfc1:altsyncram5|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Single Clock ; 9            ; 32           ; 9            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 288   ; 9                           ; 32                          ; 9                           ; 32                          ; 288                 ; 1           ; 0     ; None                                               ; M10K_X29_Y6_N0                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 49           ; 8            ; 49           ; yes                    ; no                      ; yes                    ; yes                     ; 392   ; 8                           ; 49                          ; 8                           ; 49                          ; 392                 ; 2           ; 0     ; None                                               ; M10K_X29_Y7_N0, M10K_X29_Y11_N0                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|altsyncram_5gc1:altsyncram5|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 76           ; 2            ; 76           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 152   ; 76                          ; 2                           ; 76                          ; 2                           ; 152                 ; 1           ; 0     ; None                                               ; M10K_X39_Y7_N0                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|altsyncram_rfc1:altsyncram5|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 45           ; 5            ; 45           ; yes                    ; no                      ; yes                    ; yes                     ; 225   ; 5                           ; 45                          ; 5                           ; 45                          ; 225                 ; 2           ; 0     ; None                                               ; M10K_X29_Y5_N0, M10K_X29_Y4_N0                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|altsyncram_bfc1:altsyncram4|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 40           ; 3            ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 120   ; 3                           ; 40                          ; 3                           ; 40                          ; 120                 ; 1           ; 0     ; None                                               ; M10K_X39_Y13_N0                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 27           ; 4            ; 27           ; yes                    ; no                      ; yes                    ; yes                     ; 108   ; 4                           ; 27                          ; 4                           ; 27                          ; 108                 ; 1           ; 0     ; None                                               ; M10K_X29_Y8_N0                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|altsyncram_lfc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 14           ; 6            ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 84    ; 6                           ; 14                          ; 6                           ; 14                          ; 84                  ; 1           ; 0     ; None                                               ; M10K_X29_Y14_N0                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|altsyncram_vic1:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 33           ; 25           ; 33           ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 825   ; 33                          ; 25                          ; 33                          ; 25                          ; 825                 ; 1           ; 0     ; None                                               ; M10K_X29_Y10_N0                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|altsyncram_jic1:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 11           ; 34           ; 11           ; 34           ; yes                    ; no                      ; yes                    ; yes                     ; 374   ; 11                          ; 34                          ; 11                          ; 34                          ; 374                 ; 1           ; 0     ; None                                               ; M10K_X29_Y13_N0                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|altsyncram_ric1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 10           ; 48           ; 10           ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 480   ; 10                          ; 48                          ; 10                          ; 48                          ; 480                 ; 2           ; 0     ; None                                               ; M10K_X29_Y15_N0, M10K_X29_Y16_N0                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|altsyncram_bic1:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 13           ; 10           ; 13           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 130   ; 13                          ; 10                          ; 13                          ; 10                          ; 130                 ; 1           ; 0     ; None                                               ; M10K_X20_Y13_N0                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 24           ; 2            ; 24           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 48    ; 24                          ; 2                           ; 24                          ; 2                           ; 48                  ; 1           ; 0     ; None                                               ; M10K_X20_Y2_N0                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|altsyncram_hfc1:altsyncram5|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 30           ; 4            ; 30           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 120   ; 30                          ; 4                           ; 30                          ; 4                           ; 120                 ; 1           ; 0     ; None                                               ; M10K_X12_Y12_N0                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|altsyncram_1jc1:altsyncram5|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 29           ; 31           ; 29           ; 31           ; yes                    ; no                      ; yes                    ; yes                     ; 899   ; 29                          ; 31                          ; 29                          ; 31                          ; 899                 ; 1           ; 0     ; None                                               ; M10K_X20_Y10_N0                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|altsyncram_1gc1:altsyncram5|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 25           ; 8            ; 25           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 200   ; 25                          ; 8                           ; 25                          ; 8                           ; 200                 ; 1           ; 0     ; None                                               ; M10K_X20_Y12_N0                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|altsyncram_ffc1:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 22           ; 2            ; 22           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 44    ; 22                          ; 2                           ; 22                          ; 2                           ; 44                  ; 1           ; 0     ; None                                               ; M10K_X20_Y14_N0                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_hns1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 16                          ; 64                          ; 16                          ; 64                          ; 1024                ; 2           ; 0     ; db/HDL_DUT_fil.ram0_mwfil_dpscram_a05446ce.hdl.mif ; M10K_X20_Y8_N0, M10K_X12_Y8_N0                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_sqs1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 96           ; 16           ; 96           ; yes                    ; no                      ; yes                    ; no                      ; 1536  ; 16                          ; 96                          ; 16                          ; 96                          ; 1536                ; 3           ; 0     ; db/HDL_DUT_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif ; M10K_X20_Y6_N0, M10K_X20_Y7_N0, M10K_X20_Y5_N0                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------+------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 27x27                 ; 7           ;
; Total number of DSP blocks        ; 7           ;
;                                   ;             ;
; Fixed Point Mixed Sign Multiplier ; 7           ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                              ; Mode              ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~108 ; Independent 27x27 ; DSP_X34_Y13_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult2~8   ; Independent 27x27 ; DSP_X24_Y19_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~489 ; Independent 27x27 ; DSP_X34_Y11_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult4~8   ; Independent 27x27 ; DSP_X24_Y11_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult1~8   ; Independent 27x27 ; DSP_X24_Y17_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult3~8   ; Independent 27x27 ; DSP_X24_Y13_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult0~8   ; Independent 27x27 ; DSP_X24_Y15_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 11,587 / 130,276 ( 9 % ) ;
; C12 interconnects                           ; 18 / 6,848 ( < 1 % )     ;
; C2 interconnects                            ; 3,560 / 51,436 ( 7 % )   ;
; C4 interconnects                            ; 1,709 / 25,120 ( 7 % )   ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )           ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )           ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )           ;
; Direct links                                ; 1,514 / 130,276 ( 1 % )  ;
; Global clocks                               ; 3 / 16 ( 19 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )          ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )           ;
; Local interconnects                         ; 2,842 / 31,760 ( 9 % )   ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )           ;
; R14 interconnects                           ; 104 / 6,046 ( 2 % )      ;
; R14/C12 interconnect drivers                ; 115 / 8,584 ( 1 % )      ;
; R3 interconnects                            ; 4,896 / 56,712 ( 9 % )   ;
; R6 interconnects                            ; 6,615 / 131,000 ( 5 % )  ;
; Spine clocks                                ; 11 / 150 ( 7 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )        ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 1            ; 0            ; 1            ; 0            ; 0            ; 5         ; 1            ; 0            ; 5         ; 5         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 5            ; 4            ; 5            ; 5            ; 0         ; 4            ; 5            ; 0         ; 0         ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; sysclk              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                               ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                            ; Destination Clock(s)                                                       ; Delay Added in ns ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 469.9             ;
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 288.1             ;
; u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk ; u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk ; 128.2             ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.RX_HEADER_STATE                                                                                                                                                                                                                                                                    ; 1.745             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.RX_HEADER_STATE                                                                                                                                                                                                                                                                    ; 1.705             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.RX_HEADER_STATE                                                                                                                                                                                                                                                                    ; 1.676             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.450             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[5]                                                                                                                                                                                                                                                                              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.403             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[7]                                                                                                                                                                                                                                                                              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.399             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[3]                                                                                                                                                                                                                                                                              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.395             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[1]                                                                                                                                                                                                                                                                              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.387             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[0]                                                                                                                                                                                                                                                                              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.381             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[8]                                                                                                                                                                                                                                                                              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.380             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[6]                                                                                                                                                                                                                                                                              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.373             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[9]                                                                                                                                                                                                                                                                              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.364             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[2]                                                                                                                                                                                                                                                                              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.287             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[10]                                                                                                                                                                                                                                                                             ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.247             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.181             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[4]                                                                                                                                                                                                                                                                              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.171             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[11]                                                                                                                                                                                                                                                                             ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.RX_HEADER_STATE                                                                                                                                                                                                                                                                    ; 1.111             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[5]                                                                                                                                                                                                                                                                            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.090             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[8]                                                                                                                                                                                                                                                                            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.090             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[9]                                                                                                                                                                                                                                                                            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.090             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|bit_count[2]                                                                                                                                                                                                                                                                             ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.090             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|bit_count[1]                                                                                                                                                                                                                                                                             ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.090             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|bit_count[0]                                                                                                                                                                                                                                                                             ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxEOP                                                                                                                                                                                                                                                                                   ; 1.090             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                                                                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                            ; 1.031             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[6]                                                                                                                                                                                                                                                                            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.RX_HEADER_STATE                                                                                                                                                                                                                                                                    ; 1.029             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|txfifo_rdreq_d1                                                                                                                                                                                                                                                                          ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[0]                                                                                                                                                                                                                                                                          ; 1.027             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.014             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.986             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[7]                                                                                                                                                                                                                                                                          ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[6]                                                                                                                                                                                                                                                                          ; 0.977             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.973             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.963             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                    ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                    ; 0.960             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[1]                                                                                                                                                                                   ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                    ; 0.954             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[3]                                                                                                                                                                                   ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                                    ; 0.954             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[1]                                                                                                                                                                                                                                                                          ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[0]                                                                                                                                                                                                                                                                          ; 0.949             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a1                                                                                                                                                                                                        ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                    ; 0.949             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                                                   ; 0.943             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.943             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 0.939             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a3                                                                                                                                                                                                        ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                                    ; 0.937             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[2]                                                                                                                                                                                                                                                                          ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[1]                                                                                                                                                                                                                                                                          ; 0.934             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[3]                                                                                                                                                                                                                                                                            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.RX_HEADER_STATE                                                                                                                                                                                                                                                                    ; 0.933             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[4]                                                                                                                                                                                                                                                                            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.RX_HEADER_STATE                                                                                                                                                                                                                                                                    ; 0.933             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[12]                                                                                                                                                                                                                                                                             ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.RX_HEADER_STATE                                                                                                                                                                                                                                                                    ; 0.933             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|header_reg[7]                                                                                                                                                                                                                                                                            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state.RX_HEADER_STATE                                                                                                                                                                                                                                                                    ; 0.933             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                                                   ; 0.916             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]                                                                                                                                                                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.909             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[4]                                                                                                                                                                                   ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                                    ; 0.907             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|txfifo_rdreq                                                                                                                                                                                                                                                                             ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                 ; 0.905             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.900             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.899             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.899             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.898             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 0.898             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                 ; 0.896             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                          ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.890             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                                                                                                                          ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.890             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                                                                                                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.890             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]                                                                                                                                                                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.890             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                                                                                                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.890             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10                                                                                                                                                                                               ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.890             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7                                                                                                                                                                                                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.890             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8                                                                                                                                                                                                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.890             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9                                                                                                                                                                                                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.890             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                                                                                                                                                                                                ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.890             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11                                                                                                                                                                                               ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.890             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 0.888             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[5]                                                                                                                                                                                                                                                                          ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[4]                                                                                                                                                                                                                                                                          ; 0.885             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[3]                                                                                                                                                                                                                                                                          ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[2]                                                                                                                                                                                                                                                                          ; 0.885             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.884             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.884             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 0.882             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 0.882             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.881             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 0.881             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a0                                                                                                                                                                                                        ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                    ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.877             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                 ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                 ; 0.877             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a2                                                                                                                                                                                                        ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p|parity8                                                                                                                                                                                                           ; 0.873             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                                    ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                                            ; 0.872             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[6]                                                                                                                                                                                                                                                                          ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[5]                                                                                                                                                                                                                                                                          ; 0.870             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[4]                                                                                                                                                                                                                                                                          ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[3]                                                                                                                                                                                                                                                                          ; 0.870             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                                    ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a3                                                                                                                                                                                                        ; 0.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.863             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.863             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.863             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                 ; 0.863             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                    ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a3                                                                                                                                                                                                        ; 0.861             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|data_in[5]                                                                                                                                                                                                                                                                               ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxData[4]                                                                                                                                                                                                                                                                               ; 0.846             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdptr_g[10]                                                                                                                                                                                                                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                 ; 0.845             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.844             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|data_in[4]                                                                                                                                                                                                                                                                               ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxData[3]                                                                                                                                                                                                                                                                               ; 0.844             ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|data_in[3]                                                                                                                                                                                                                                                                               ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|jRxData[2]                                                                                                                                                                                                                                                                               ; 0.844             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.842             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.838             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.835             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "HDL_DUT_fil"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning: RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/clockmodule_altpll.v Line: 79
    Info: Must be connected
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0 with 6694 fanout uses global clock CLKCTRL_G3
    Info (11162): MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0 with 706 fanout uses global clock CLKCTRL_G2
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|dutrst~CLKENA0 with 5021 fanout uses global clock CLKCTRL_G1
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_eip1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_mkq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../filsrc/HDL_DUT_fil.sdc'
Warning (332174): Ignored filter at HDL_DUT_fil.sdc(2): ETH_RXCLK could not be matched with a port File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 2
Warning (332049): Ignored create_clock at HDL_DUT_fil.sdc(2): Argument <targets> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 2
    Info (332050): create_clock -name ETH_RXCLK -period 8ns -waveform {2.000ns 6.000ns} [get_ports {ETH_RXCLK}] File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 2
Warning (332174): Ignored filter at HDL_DUT_fil.sdc(6): u_ClockManager|u_dcm|auto_generated|pll1|clk[0] could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 6
Critical Warning (332049): Ignored create_generated_clock at HDL_DUT_fil.sdc(6): Argument <targets> is not an object ID File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 6
    Info (332050): create_generated_clock -name dut_clk      -source sysclk -divide_by     2 -multiply_by     1 -duty_cycle 50.00 { u_ClockManager|u_dcm|auto_generated|pll1|clk[0]}  File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 6
Warning (332174): Ignored filter at HDL_DUT_fil.sdc(7): u_ClockManager|u_dcm|auto_generated|pll1|clk[1] could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 7
Critical Warning (332049): Ignored create_generated_clock at HDL_DUT_fil.sdc(7): Argument <targets> is not an object ID File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 7
    Info (332050): create_generated_clock -name gmii_tx_clk  -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 { u_ClockManager|u_dcm|auto_generated|pll1|clk[1]}  File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 7
Warning (332174): Ignored filter at HDL_DUT_fil.sdc(8): u_ClockManager|u_dcm|auto_generated|pll1|clk[2] could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 8
Critical Warning (332049): Ignored create_generated_clock at HDL_DUT_fil.sdc(8): Argument <targets> is not an object ID File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 8
    Info (332050): create_generated_clock -name ETH_TXCLK    -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 { u_ClockManager|u_dcm|auto_generated|pll1|clk[2]}  File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 8
Warning (332174): Ignored filter at HDL_DUT_fil.sdc(12): ETH_RXCLK could not be matched with a clock File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 12
Warning (332174): Ignored filter at HDL_DUT_fil.sdc(12): gmii_tx_clk could not be matched with a clock File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 12
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(12): Argument <from> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 12
    Info (332050): set_false_path -from [get_clocks ETH_RXCLK]   -to [get_clocks gmii_tx_clk] File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 12
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(12): Argument <to> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 12
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(13): Argument <from> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 13
    Info (332050): set_false_path -from [get_clocks gmii_tx_clk] -to [get_clocks ETH_RXCLK] File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 13
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(13): Argument <to> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 13
Warning (332174): Ignored filter at HDL_DUT_fil.sdc(14): dut_clk could not be matched with a clock File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 14
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(14): Argument <from> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 14
    Info (332050): set_false_path -from [get_clocks ETH_RXCLK]   -to [get_clocks dut_clk] File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 14
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(14): Argument <to> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 14
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(15): Argument <from> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 15
    Info (332050): set_false_path -from [get_clocks dut_clk]     -to [get_clocks ETH_RXCLK] File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 15
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(15): Argument <to> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 15
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(16): Argument <from> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 16
    Info (332050): set_false_path -from [get_clocks dut_clk]     -to [get_clocks gmii_tx_clk] File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 16
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(16): Argument <to> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 16
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(17): Argument <from> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 17
    Info (332050): set_false_path -from [get_clocks gmii_tx_clk] -to [get_clocks dut_clk] File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 17
Warning (332049): Ignored set_false_path at HDL_DUT_fil.sdc(17): Argument <to> is an empty collection File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc Line: 17
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_ClockManager|u_dcm|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 15 -duty_cycle 50.00 -name {u_ClockManager|u_dcm|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]} {u_ClockManager|u_dcm|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 15 -duty_cycle 50.00 -name {u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk} {u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk} {u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u_ClockManager|u_dcm|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000       sysclk
    Info (332111):    2.666 u_ClockManager|u_dcm|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.000 u_ClockManager|u_dcm|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    8.000 u_ClockManager|u_dcm|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 18 registers into blocks of type Block RAM
    Extra Info (176218): Packed 570 registers into blocks of type DSP block
    Extra Info (176220): Created 153 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:13
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:17
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:13
Info (11888): Total time spent on timing analysis during the Fitter is 18.75 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:14
Info (144001): Generated suppressed messages file D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 6427 megabytes
    Info: Processing ended: Mon Dec 28 21:16:32 2020
    Info: Elapsed time: 00:01:46
    Info: Total CPU time (on all processors): 00:03:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.fit.smsg.


