<stg><name>xFFilter2Dkernel_Pipeline_COL_LOOP</name>


<trans_list>

<trans id="251" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %src_kernel_win_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_kernel_win_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %src_kernel_win_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_kernel_win_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %src_kernel_win_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_kernel_win_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %shift_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shift

]]></Node>
<StgValue><ssdm name="shift_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %p_filter_kernel_2_2_val9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_2_val9

]]></Node>
<StgValue><ssdm name="p_filter_kernel_2_2_val9_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %p_filter_kernel_2_1_val8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_1_val8

]]></Node>
<StgValue><ssdm name="p_filter_kernel_2_1_val8_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %p_filter_kernel_2_0_val7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_0_val7

]]></Node>
<StgValue><ssdm name="p_filter_kernel_2_0_val7_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %p_filter_kernel_1_2_val6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_2_val6

]]></Node>
<StgValue><ssdm name="p_filter_kernel_1_2_val6_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %p_filter_kernel_1_1_val5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_1_val5

]]></Node>
<StgValue><ssdm name="p_filter_kernel_1_1_val5_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %p_filter_kernel_1_0_val4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_0_val4

]]></Node>
<StgValue><ssdm name="p_filter_kernel_1_0_val4_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %p_filter_kernel_0_2_val3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_2_val3

]]></Node>
<StgValue><ssdm name="p_filter_kernel_0_2_val3_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %p_filter_kernel_0_1_val2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_1_val2

]]></Node>
<StgValue><ssdm name="p_filter_kernel_0_1_val2_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %p_filter_kernel_0_0_val1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_0_val1

]]></Node>
<StgValue><ssdm name="p_filter_kernel_0_0_val1_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %locy_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %locy_2

]]></Node>
<StgValue><ssdm name="locy_2_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:16 %tmp_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_27

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:17 %locy_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %locy_1

]]></Node>
<StgValue><ssdm name="locy_1_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %tmp_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_26

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %cmp179_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp179_1

]]></Node>
<StgValue><ssdm name="cmp179_1_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:20 %cmp1_i18_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp1_i18

]]></Node>
<StgValue><ssdm name="cmp1_i18_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:21 %locy_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %locy

]]></Node>
<StgValue><ssdm name="locy_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:22 %brmerge30_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge30

]]></Node>
<StgValue><ssdm name="brmerge30_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %zext_ln696_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln696

]]></Node>
<StgValue><ssdm name="zext_ln696_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:24 %cmp204_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp204

]]></Node>
<StgValue><ssdm name="cmp204_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:25 %widthloop_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %widthloop

]]></Node>
<StgValue><ssdm name="widthloop_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:26 %src_kernel_win_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_kernel_win

]]></Node>
<StgValue><ssdm name="src_kernel_win_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:27 %src_kernel_win_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_kernel_win_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_3_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %src_kernel_win_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_kernel_win_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_5_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="16">
<![CDATA[
newFuncRoot:29 %zext_ln696_cast = zext i16 %zext_ln696_read

]]></Node>
<StgValue><ssdm name="zext_ln696_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:32 %k_buf = alloca i64 1

]]></Node>
<StgValue><ssdm name="k_buf"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:33 %k_buf_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="k_buf_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:34 %k_buf_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="k_buf_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:35 %store_ln673 = store i8 %src_kernel_win_5_read, i8 %src_kernel_win_4

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:36 %store_ln673 = store i8 %src_kernel_win_3_read, i8 %src_kernel_win_2

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:37 %store_ln673 = store i8 %src_kernel_win_read, i8 %src_kernel_win_1

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:38 %store_ln701 = store i16 0, i16 %j

]]></Node>
<StgValue><ssdm name="store_ln701"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:39 %br_ln0 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body9:0 %j_1 = load i16 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="16">
<![CDATA[
for.body9:4 %zext_ln709 = zext i16 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln709"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body9:5 %icmp_ln709 = icmp_ugt  i17 %widthloop_read, i17 %zext_ln709

]]></Node>
<StgValue><ssdm name="icmp_ln709"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body9:7 %j_2 = add i16 %j_1, i16 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body9:8 %br_ln709 = br i1 %icmp_ln709, void %for.inc215.exitStub, void %for.body9.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln709"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body9.split_ifconv:2 %ImagLocx = add i16 %j_1, i16 65535

]]></Node>
<StgValue><ssdm name="ImagLocx"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body9.split_ifconv:4 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ImagLocx, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body9.split_ifconv:20 %br_ln738 = br i1 %brmerge30_read, void %if.else157, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln738"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else157:0 %br_ln770 = br i1 %tmp, void %if.then160_ifconv, void %if.end202

]]></Node>
<StgValue><ssdm name="br_ln770"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then160_ifconv:7 %br_ln783 = br i1 %tmp_1, void %if.then160_ifconv.if.end202_crit_edge, void %if.else190.2

]]></Node>
<StgValue><ssdm name="br_ln783"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end202:0 %tmp_5 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %j_1, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end202:1 %icmp_ln794 = icmp_ne  i15 %tmp_5, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln794"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end202:2 %and_ln794 = and i1 %cmp204_read, i1 %icmp_ln794

]]></Node>
<StgValue><ssdm name="and_ln794"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end202:3 %br_ln794 = br i1 %and_ln794, void %for.inc212, void %if.then208

]]></Node>
<StgValue><ssdm name="br_ln794"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="16">
<![CDATA[
for.body9.split_ifconv:3 %sext_ln637 = sext i16 %ImagLocx

]]></Node>
<StgValue><ssdm name="sext_ln637"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body9.split_ifconv:5 %xor_ln637 = xor i1 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln637"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body9.split_ifconv:6 %icmp_ln637 = icmp_slt  i17 %sext_ln637, i17 %zext_ln696_cast

]]></Node>
<StgValue><ssdm name="icmp_ln637"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body9.split_ifconv:7 %and_ln637 = and i1 %icmp_ln637, i1 %xor_ln637

]]></Node>
<StgValue><ssdm name="and_ln637"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:0 %br_ln740 = br i1 %and_ln637, void %if.else, void %if.then70

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:0 %br_ln761 = br i1 %tmp_3, void %if.else138, void %if.else.if.end202_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln761"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.else138:0 %icmp_ln765 = icmp_slt  i17 %sext_ln637, i17 %zext_ln696_cast

]]></Node>
<StgValue><ssdm name="icmp_ln765"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc212:3 %store_ln701 = store i16 %j_2, i16 %j

]]></Node>
<StgValue><ssdm name="store_ln701"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="94" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body9.split_ifconv:8 %x = select i1 %and_ln637, i16 %ImagLocx, i16 65535

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body9.split_ifconv:9 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="16">
<![CDATA[
for.body9.split_ifconv:10 %idxprom = zext i16 %x

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body9.split_ifconv:11 %k_buf_addr = getelementptr i8 %k_buf, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="k_buf_addr"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body9.split_ifconv:12 %k_buf_1_addr = getelementptr i8 %k_buf_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="k_buf_1_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body9.split_ifconv:13 %k_buf_2_addr = getelementptr i8 %k_buf_2, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="k_buf_2_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
for.body9.split_ifconv:14 %k_buf_load = load i7 %k_buf_addr

]]></Node>
<StgValue><ssdm name="k_buf_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="7">
<![CDATA[
for.body9.split_ifconv:15 %k_buf_1_load = load i7 %k_buf_1_addr

]]></Node>
<StgValue><ssdm name="k_buf_1_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="7">
<![CDATA[
for.body9.split_ifconv:16 %k_buf_2_load = load i7 %k_buf_2_addr

]]></Node>
<StgValue><ssdm name="k_buf_2_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then70:0 %temp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %imgInput_data

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="104" st_id="4" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
for.body9.split_ifconv:14 %k_buf_load = load i7 %k_buf_addr

]]></Node>
<StgValue><ssdm name="k_buf_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="7">
<![CDATA[
for.body9.split_ifconv:15 %k_buf_1_load = load i7 %k_buf_1_addr

]]></Node>
<StgValue><ssdm name="k_buf_1_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="7">
<![CDATA[
for.body9.split_ifconv:16 %k_buf_2_load = load i7 %k_buf_2_addr

]]></Node>
<StgValue><ssdm name="k_buf_2_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then70:3 %store_ln760 = store i8 %temp, i7 %k_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln760"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="108" st_id="5" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
for.body9.split_ifconv:14 %k_buf_load = load i7 %k_buf_addr

]]></Node>
<StgValue><ssdm name="k_buf_load"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="7">
<![CDATA[
for.body9.split_ifconv:15 %k_buf_1_load = load i7 %k_buf_1_addr

]]></Node>
<StgValue><ssdm name="k_buf_1_load"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="7">
<![CDATA[
for.body9.split_ifconv:16 %k_buf_2_load = load i7 %k_buf_2_addr

]]></Node>
<StgValue><ssdm name="k_buf_2_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body9.split_ifconv:0 %specpipeline_ln715 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln715"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body9.split_ifconv:1 %specloopname_ln709 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln709"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body9.split_ifconv:17 %src_kernel_win_10 = select i1 %tmp_4, i8 0, i8 %k_buf_1_load

]]></Node>
<StgValue><ssdm name="src_kernel_win_10"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body9.split_ifconv:18 %src_kernel_win_11 = select i1 %tmp_4, i8 0, i8 %k_buf_load

]]></Node>
<StgValue><ssdm name="src_kernel_win_11"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body9.split_ifconv:19 %src_kernel_win_9 = select i1 %tmp_4, i8 0, i8 %k_buf_2_load

]]></Node>
<StgValue><ssdm name="src_kernel_win_9"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
<literal name="cmp1_i18_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
if.then160_ifconv:0 %src_kernel_win_12 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %src_kernel_win_11, i2 1, i8 %src_kernel_win_10, i2 2, i8 %src_kernel_win_9, i8 0, i2 %locy_read

]]></Node>
<StgValue><ssdm name="src_kernel_win_12"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
if.then160_ifconv:3 %src_kernel_win_14 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %src_kernel_win_11, i2 1, i8 %src_kernel_win_10, i2 2, i8 %src_kernel_win_9, i8 0, i2 %locy_1_read

]]></Node>
<StgValue><ssdm name="src_kernel_win_14"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
if.else190.2:0 %src_kernel_win_19 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %src_kernel_win_11, i2 1, i8 %src_kernel_win_10, i2 2, i8 %src_kernel_win_9, i8 0, i2 %locy_2_read

]]></Node>
<StgValue><ssdm name="src_kernel_win_19"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else138:1 %xor_ln765 = xor i1 %icmp_ln765, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln765"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then70:1 %store_ln751 = store i8 %src_kernel_win_10, i7 %k_buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln751"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then70:2 %store_ln751 = store i8 %src_kernel_win_11, i7 %k_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln751"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body9:1 %src_kernel_win_6 = load i8 %src_kernel_win_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_6"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body9:2 %src_kernel_win_7 = load i8 %src_kernel_win_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_7"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body9:3 %src_kernel_win_8 = load i8 %src_kernel_win_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_8"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body9:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 65537, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then160_ifconv:1 %src_kernel_win_13 = select i1 %cmp1_i18_read, i8 %src_kernel_win_12, i8 0

]]></Node>
<StgValue><ssdm name="src_kernel_win_13"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then160_ifconv:2 %or_ln783 = or i1 %cmp179_1_read, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="or_ln783"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then160_ifconv:4 %src_kernel_win_15 = select i1 %or_ln783, i8 0, i8 %src_kernel_win_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_15"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then160_ifconv:5 %store_ln673 = store i8 %src_kernel_win_15, i8 %src_kernel_win_2

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then160_ifconv:6 %store_ln673 = store i8 %src_kernel_win_13, i8 %src_kernel_win_1

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then160_ifconv.if.end202_crit_edge:0 %store_ln673 = store i8 0, i8 %src_kernel_win_4

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
if.then160_ifconv.if.end202_crit_edge:1 %br_ln783 = br void %if.end202

]]></Node>
<StgValue><ssdm name="br_ln783"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else190.2:1 %store_ln673 = store i8 %src_kernel_win_19, i8 %src_kernel_win_4

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="0"/>
<literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
if.else190.2:2 %br_ln0 = br void %if.end202

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.else138:2 %src_kernel_win_18 = select i1 %xor_ln765, i8 0, i8 %src_kernel_win_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_18"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.else138:3 %src_kernel_win_17 = select i1 %xor_ln765, i8 0, i8 %src_kernel_win_7

]]></Node>
<StgValue><ssdm name="src_kernel_win_17"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.else138:4 %src_kernel_win_16 = select i1 %xor_ln765, i8 0, i8 %src_kernel_win_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_16"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else138:5 %store_ln673 = store i8 %src_kernel_win_18, i8 %src_kernel_win_4

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else138:6 %store_ln673 = store i8 %src_kernel_win_17, i8 %src_kernel_win_2

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else138:7 %store_ln673 = store i8 %src_kernel_win_16, i8 %src_kernel_win_1

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
if.else138:8 %br_ln0 = br void %if.end202

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else.if.end202_crit_edge:0 %store_ln673 = store i8 0, i8 %src_kernel_win_4

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else.if.end202_crit_edge:1 %store_ln673 = store i8 0, i8 %src_kernel_win_2

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else.if.end202_crit_edge:2 %store_ln673 = store i8 0, i8 %src_kernel_win_1

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
if.else.if.end202_crit_edge:3 %br_ln761 = br void %if.end202

]]></Node>
<StgValue><ssdm name="br_ln761"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then70:4 %store_ln673 = store i8 %src_kernel_win_9, i8 %src_kernel_win_4

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then70:5 %store_ln673 = store i8 %src_kernel_win_10, i8 %src_kernel_win_2

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then70:6 %store_ln673 = store i8 %src_kernel_win_11, i8 %src_kernel_win_1

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="brmerge30_read" val="1"/>
<literal name="and_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
if.then70:7 %br_ln761 = br void %if.end202

]]></Node>
<StgValue><ssdm name="br_ln761"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
if.then208:0 %src_kernel_win_7_out_load = load i8 %src_kernel_win_7_out

]]></Node>
<StgValue><ssdm name="src_kernel_win_7_out_load"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8">
<![CDATA[
if.then208:1 %src_kernel_win_8_out_load = load i8 %src_kernel_win_8_out

]]></Node>
<StgValue><ssdm name="src_kernel_win_8_out_load"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8">
<![CDATA[
if.then208:2 %src_kernel_win_10_out_load = load i8 %src_kernel_win_10_out

]]></Node>
<StgValue><ssdm name="src_kernel_win_10_out_load"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then208:3 %src_kernel_win_1_load = load i8 %src_kernel_win_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_load"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then208:4 %src_kernel_win_2_load = load i8 %src_kernel_win_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_load"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then208:5 %src_kernel_win_4_load = load i8 %src_kernel_win_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_4_load"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc212:0 %store_ln673 = store i8 %src_kernel_win_7, i8 %src_kernel_win_10_out

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc212:1 %store_ln673 = store i8 %src_kernel_win_8, i8 %src_kernel_win_8_out

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc212:2 %store_ln673 = store i8 %src_kernel_win_6, i8 %src_kernel_win_7_out

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
for.inc212:4 %br_ln709 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln709"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="161" st_id="9" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="162" st_id="10" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="163" st_id="11" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="164" st_id="12" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="165" st_id="13" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="166" st_id="14" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="167" st_id="15" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="168" st_id="16" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="169" st_id="17" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="170" st_id="18" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="171" st_id="19" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="172" st_id="20" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="173" st_id="21" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="174" st_id="22" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="175" st_id="23" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="176" st_id="24" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="177" st_id="25" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="178" st_id="26" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="179" st_id="27" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="180" st_id="28" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
<literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8">
<![CDATA[
if.then208:6 %temp_1 = call i8 @xFApplyFilter2D<0, 0, 3, 3, 1>, i8 %src_kernel_win_1_load, i8 %src_kernel_win_6, i8 %src_kernel_win_7_out_load, i8 %src_kernel_win_2_load, i8 %src_kernel_win_7, i8 %src_kernel_win_10_out_load, i8 %src_kernel_win_4_load, i8 %src_kernel_win_8, i8 %src_kernel_win_8_out_load, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="183" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc215.exitStub:0 %store_ln0 = store i8 %src_kernel_win_8, i8 %src_kernel_win_11_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc215.exitStub:1 %store_ln0 = store i8 %src_kernel_win_7, i8 %src_kernel_win_9_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="185" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc215.exitStub:2 %store_ln0 = store i8 %src_kernel_win_6, i8 %src_kernel_win_6_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0">
<![CDATA[
for.inc215.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="181" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then208:7 %write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %imgOutput_data, i8 %temp_1

]]></Node>
<StgValue><ssdm name="write_ln553"/></StgValue>
</operation>

<operation id="182" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
if.then208:8 %br_ln801 = br void %for.inc212

]]></Node>
<StgValue><ssdm name="br_ln801"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
