
INFO (TDA-005): Command Line Invocation: 
            create_logic_tests WORKDIR=comb_dir TESTMODE=FULLSCAN EXPERIMENT=exp_comb  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 12.1.101 Feb 21, 2013 (linux26_64 ET121)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2012 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Saturday May 02 15:22:16 2015  EDT
            Host machine is masters04.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 7548.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=comb_dir
            TESTMODE=FULLSCAN
            EXPERIMENT=exp_comb

            logfile=comb_dir/testresults/logs/log_create_logic_tests_FULLSCAN_exp_comb_050215152216-933548000
[end TDA_009]


**************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
**************************************************************************************
**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16643         0         0         0     16643   0.00   0.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16643         0         0         0     16643   0.00   0.00
**************************************************************************************

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):     32      32      11099    67.25%   67.25%          0       5405     00:00.02     00:00.55        00:01.86    [end TDA_220] 
INFO (TDA-220):     64      64       2006    82.31%   82.31%          2       2816     00:00.03     00:01.46        00:03.86    [end TDA_220] 
INFO (TDA-220):     96      96        777    90.48%   90.48%          4       1461     00:00.04     00:02.00        00:04.98    [end TDA_220] 
INFO (TDA-220):    128     128        437    93.73%   93.73%          4        958     00:00.04     00:02.08        00:05.13    [end TDA_220] 
INFO (TDA-220):    160     159        343    95.97%   95.97%          4        615     00:00.04     00:02.09        00:05.14    [end TDA_220] 
INFO (TDA-220):    192     190        188    97.20%   97.20%          4        427     00:00.05     00:02.09        00:05.15    [end TDA_220] 
INFO (TDA-220):    224     221        135    98.09%   98.09%          4        292     00:00.05     00:02.10        00:05.16    [end TDA_220] 
INFO (TDA-220):    256     253         99    98.74%   98.74%          4        193     00:00.05     00:02.10        00:05.17    [end TDA_220] 
INFO (TDA-220):    288     282         79    99.25%   99.25%          4        114     00:00.05     00:02.11        00:05.18    [end TDA_220] 
INFO (TDA-220):    320     313         66    99.69%   99.69%          4         48     00:00.05     00:02.11        00:05.19    [end TDA_220] 
INFO (TDA-220):    349     340         44    99.97%   99.97%          4          4     00:00.06     00:02.11        00:05.19    [end TDA_220] 

**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16643     15273         0      1366         4  91.77  99.97

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16643     15273         0      1366         4  91.77  99.97
**************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Logic                                          340
----------------------------------------------------------
 Total                                          340

(I) File(s) generated (bytes and name):

          90112 comb_dir/tbdata/faultStatus.FULLSCAN.exp_comb
         205663 comb_dir/tbdata/TBDbin.FULLSCAN.exp_comb

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =           10,040,128  bytes

                      CPU Time =    0:00:02.12
                  Elapsed Time =    0:00:05.42                    [end TDA_001]

     Date Ended:  Saturday May 02 15:22:22 2015  EDT




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     13 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -   


*******************************************************************************
