<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list name="CP15"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns="http://www.arm.com/core_reg"
    xmlns:xi="http://www.w3.org/2001/XInclude"
    xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd"
    xmlns:tcf="http://com.arm.targetconfigurationeditor">
    <register_group name="Impl">
        <gui_name language="en">Impl</gui_name>
        <description language="en">Implementation-defined registers</description>
        <register access="RO" name="CBAR" size="4"> <!-- A timer-related register -->
            <gui_name language="en">CBAR</gui_name>
            <alias_name>CP15_CBAR</alias_name>
            <device_name type="rvi">CP15_CBAR</device_name>
            <device_name type="cadi">CBAR</device_name>
            <device_name type="rvi">CP15_CBAR</device_name>
            <device_name type="cadi">CBAR</device_name>
            <description language="en">Configuration Base Address Register</description>
            <bitField conditional="false" name="PERIPHBASE_31_15">
                <gui_name language="en">PERIPHBASE[31:15]</gui_name>
                <description language="en">The primary input PERIPHBASE[31:15] determines the reset value</description>
                <definition>[31:15]</definition>
            </bitField>
            <bitField conditional="false" name="PERIPHBASE_39_32">
                <gui_name language="en">PERIPHBASE[39:32]</gui_name>
                <description language="en">The primary input PERIPHBASE[39:32] determines the reset value</description>
                <definition>[7:0]</definition>
            </bitField>
        </register>
    </register_group>
    <register_group name="L2">
        <gui_name language="en">L2</gui_name>
        <description language="en">L2</description>
        <register access="RW" name="L2CTLR" size="4">
            <gui_name language="en">L2CTLR</gui_name>
            <alias_name>CP15_L2CTLR</alias_name>
            <device_name type="rvi">CP15_L2CTLR</device_name>
            <device_name type="cadi">L2CTLR</device_name>
            <device_name type="rvi">CP15_L2CTLR</device_name>
            <device_name type="cadi">L2CTLR</device_name>
            <description language="en">L2 Control</description>
            <bitField conditional="false" enumerationId="L2CTLR_NUMCPU" name="NUMCPU">
                <gui_name language="en">NUMCPU</gui_name>
                <description language="en">Number of CPUs present</description>
                <definition>[25:24]</definition>
            </bitField>
            <bitField conditional="false" name="INTC">
                <gui_name language="en">INTC</gui_name>
                <description language="en">Interrupt Controller</description>
                <definition>[23]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="L2CTLR_DRL" name="DRL">
                <gui_name language="en">DRL</gui_name>
                <description language="en">L2 Data RAM latency</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="L2ECTLR" size="4">
            <gui_name language="en">L2ECTLR</gui_name>
            <alias_name>CP15_L2ECTLR</alias_name>
            <device_name type="rvi">CP15_L2ECTLR</device_name>
            <device_name type="cadi">L2ECTLR</device_name>
            <device_name type="rvi">CP15_L2ECTLR</device_name>
            <device_name type="cadi">L2ECTLR</device_name>
            <description language="en">L2 Extended Control</description>
            <bitField conditional="false" enumerationId="L2CTLR_AXIERR" name="L2AXIE">
                <gui_name language="en">L2AXIE</gui_name>
                <description language="en">AXI asynchronous error indication</description>
                <definition>[29]</definition>
            </bitField>
        </register>
    </register_group>
</register_list>

