// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull___024root__traceInitSub2(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9453,"ysyxSoCFull fpga atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9454,"ysyxSoCFull fpga atomics monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+9455,"ysyxSoCFull fpga atomics monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9456,"ysyxSoCFull fpga atomics monitor d_first", false,-1);
        tracep->declBus(c+9457,"ysyxSoCFull fpga atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9458,"ysyxSoCFull fpga atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9459,"ysyxSoCFull fpga atomics monitor size_1", false,-1, 3,0);
        tracep->declBus(c+9460,"ysyxSoCFull fpga atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+9461,"ysyxSoCFull fpga atomics monitor denied", false,-1);
        tracep->declBus(c+5620,"ysyxSoCFull fpga atomics monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+5621,"ysyxSoCFull fpga atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+9462,"ysyxSoCFull fpga atomics monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+9463,"ysyxSoCFull fpga atomics monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9464,"ysyxSoCFull fpga atomics monitor c_first", false,-1);
        tracep->declBus(c+9465,"ysyxSoCFull fpga atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+9466,"ysyxSoCFull fpga atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+9467,"ysyxSoCFull fpga atomics monitor size_3", false,-1, 3,0);
        tracep->declBus(c+9468,"ysyxSoCFull fpga atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+9469,"ysyxSoCFull fpga atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+9470,"ysyxSoCFull fpga atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+9474,"ysyxSoCFull fpga atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+9490,"ysyxSoCFull fpga atomics monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+9522,"ysyxSoCFull fpga atomics monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9523,"ysyxSoCFull fpga atomics monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9524,"ysyxSoCFull fpga atomics monitor a_first_1", false,-1);
        tracep->declBus(c+9525,"ysyxSoCFull fpga atomics monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9526,"ysyxSoCFull fpga atomics monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9527,"ysyxSoCFull fpga atomics monitor d_first_1", false,-1);
        tracep->declArray(c+20229,"ysyxSoCFull fpga atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17679,"ysyxSoCFull fpga atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17680,"ysyxSoCFull fpga atomics monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+17681,"ysyxSoCFull fpga atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+9528,"ysyxSoCFull fpga atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+9532,"ysyxSoCFull fpga atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17685,"ysyxSoCFull fpga atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9536,"ysyxSoCFull fpga atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9537,"ysyxSoCFull fpga atomics monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17686,"ysyxSoCFull fpga atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+9538,"ysyxSoCFull fpga atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17702,"ysyxSoCFull fpga atomics monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+9554,"ysyxSoCFull fpga atomics monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+9586,"ysyxSoCFull fpga atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+9587,"ysyxSoCFull fpga atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+9591,"ysyxSoCFull fpga atomics monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+9623,"ysyxSoCFull fpga atomics monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9624,"ysyxSoCFull fpga atomics monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9625,"ysyxSoCFull fpga atomics monitor c_first_1", false,-1);
        tracep->declBus(c+9626,"ysyxSoCFull fpga atomics monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+9627,"ysyxSoCFull fpga atomics monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+9628,"ysyxSoCFull fpga atomics monitor d_first_2", false,-1);
        tracep->declArray(c+16610,"ysyxSoCFull fpga atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16614,"ysyxSoCFull fpga atomics monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16615,"ysyxSoCFull fpga atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+9629,"ysyxSoCFull fpga atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+9633,"ysyxSoCFull fpga atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16619,"ysyxSoCFull fpga atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+9637,"ysyxSoCFull fpga atomics monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16620,"ysyxSoCFull fpga atomics monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+9638,"ysyxSoCFull fpga atomics monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+9670,"ysyxSoCFull fpga atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+9671,"ysyxSoCFull fpga atomics monitor inflight_2", false,-1);
        tracep->declBus(c+9672,"ysyxSoCFull fpga atomics monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+9673,"ysyxSoCFull fpga atomics monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+9674,"ysyxSoCFull fpga atomics monitor d_first_3", false,-1);
        tracep->declBit(c+9675,"ysyxSoCFull fpga atomics monitor d_set", false,-1);
        tracep->declBit(c+16548,"ysyxSoCFull fpga atomics monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull fpga atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga fixer_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga fixer_1 reset", false,-1);
        tracep->declBit(c+19898,"ysyxSoCFull fpga fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+19899,"ysyxSoCFull fpga fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19896,"ysyxSoCFull fpga fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+19897,"ysyxSoCFull fpga fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+20233,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19899,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5544,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+9676,"ysyxSoCFull fpga fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+9677,"ysyxSoCFull fpga fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+9678,"ysyxSoCFull fpga fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+9679,"ysyxSoCFull fpga fixer_1 a_first_counter", false,-1, 4,0);
        tracep->declBit(c+9680,"ysyxSoCFull fpga fixer_1 a_first", false,-1);
        tracep->declBit(c+9681,"ysyxSoCFull fpga fixer_1 flight_16", false,-1);
        tracep->declBit(c+9682,"ysyxSoCFull fpga fixer_1 flight_17", false,-1);
        tracep->declBit(c+9683,"ysyxSoCFull fpga fixer_1 flight_18", false,-1);
        tracep->declBit(c+9684,"ysyxSoCFull fpga fixer_1 flight_19", false,-1);
        tracep->declBit(c+9685,"ysyxSoCFull fpga fixer_1 flight_20", false,-1);
        tracep->declBit(c+9686,"ysyxSoCFull fpga fixer_1 flight_21", false,-1);
        tracep->declBit(c+9687,"ysyxSoCFull fpga fixer_1 flight_22", false,-1);
        tracep->declBit(c+9688,"ysyxSoCFull fpga fixer_1 flight_23", false,-1);
        tracep->declBit(c+9689,"ysyxSoCFull fpga fixer_1 flight_24", false,-1);
        tracep->declBit(c+9690,"ysyxSoCFull fpga fixer_1 flight_25", false,-1);
        tracep->declBit(c+9691,"ysyxSoCFull fpga fixer_1 flight_26", false,-1);
        tracep->declBit(c+9692,"ysyxSoCFull fpga fixer_1 flight_27", false,-1);
        tracep->declBit(c+9693,"ysyxSoCFull fpga fixer_1 flight_28", false,-1);
        tracep->declBit(c+9694,"ysyxSoCFull fpga fixer_1 flight_29", false,-1);
        tracep->declBit(c+9695,"ysyxSoCFull fpga fixer_1 flight_30", false,-1);
        tracep->declBit(c+9696,"ysyxSoCFull fpga fixer_1 flight_31", false,-1);
        tracep->declBus(c+9697,"ysyxSoCFull fpga fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+9698,"ysyxSoCFull fpga fixer_1 stalls_0", false,-1);
        tracep->declBit(c+9699,"ysyxSoCFull fpga fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+9700,"ysyxSoCFull fpga fixer_1 flight_32", false,-1);
        tracep->declBit(c+9701,"ysyxSoCFull fpga fixer_1 flight_33", false,-1);
        tracep->declBit(c+9702,"ysyxSoCFull fpga fixer_1 flight_34", false,-1);
        tracep->declBit(c+9703,"ysyxSoCFull fpga fixer_1 flight_35", false,-1);
        tracep->declBit(c+9704,"ysyxSoCFull fpga fixer_1 flight_36", false,-1);
        tracep->declBit(c+9705,"ysyxSoCFull fpga fixer_1 flight_37", false,-1);
        tracep->declBit(c+9706,"ysyxSoCFull fpga fixer_1 flight_38", false,-1);
        tracep->declBit(c+9707,"ysyxSoCFull fpga fixer_1 flight_39", false,-1);
        tracep->declBit(c+9708,"ysyxSoCFull fpga fixer_1 flight_40", false,-1);
        tracep->declBit(c+9709,"ysyxSoCFull fpga fixer_1 flight_41", false,-1);
        tracep->declBit(c+9710,"ysyxSoCFull fpga fixer_1 flight_42", false,-1);
        tracep->declBit(c+9711,"ysyxSoCFull fpga fixer_1 flight_43", false,-1);
        tracep->declBit(c+9712,"ysyxSoCFull fpga fixer_1 flight_44", false,-1);
        tracep->declBit(c+9713,"ysyxSoCFull fpga fixer_1 flight_45", false,-1);
        tracep->declBit(c+9714,"ysyxSoCFull fpga fixer_1 flight_46", false,-1);
        tracep->declBit(c+9715,"ysyxSoCFull fpga fixer_1 flight_47", false,-1);
        tracep->declBus(c+9716,"ysyxSoCFull fpga fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+9717,"ysyxSoCFull fpga fixer_1 stalls_1", false,-1);
        tracep->declBit(c+9718,"ysyxSoCFull fpga fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+9719,"ysyxSoCFull fpga fixer_1 flight_48", false,-1);
        tracep->declBit(c+9720,"ysyxSoCFull fpga fixer_1 flight_49", false,-1);
        tracep->declBit(c+9721,"ysyxSoCFull fpga fixer_1 flight_50", false,-1);
        tracep->declBit(c+9722,"ysyxSoCFull fpga fixer_1 flight_51", false,-1);
        tracep->declBit(c+9723,"ysyxSoCFull fpga fixer_1 flight_52", false,-1);
        tracep->declBit(c+9724,"ysyxSoCFull fpga fixer_1 flight_53", false,-1);
        tracep->declBit(c+9725,"ysyxSoCFull fpga fixer_1 flight_54", false,-1);
        tracep->declBit(c+9726,"ysyxSoCFull fpga fixer_1 flight_55", false,-1);
        tracep->declBit(c+9727,"ysyxSoCFull fpga fixer_1 flight_56", false,-1);
        tracep->declBit(c+9728,"ysyxSoCFull fpga fixer_1 flight_57", false,-1);
        tracep->declBit(c+9729,"ysyxSoCFull fpga fixer_1 flight_58", false,-1);
        tracep->declBit(c+9730,"ysyxSoCFull fpga fixer_1 flight_59", false,-1);
        tracep->declBit(c+9731,"ysyxSoCFull fpga fixer_1 flight_60", false,-1);
        tracep->declBit(c+9732,"ysyxSoCFull fpga fixer_1 flight_61", false,-1);
        tracep->declBit(c+9733,"ysyxSoCFull fpga fixer_1 flight_62", false,-1);
        tracep->declBit(c+9734,"ysyxSoCFull fpga fixer_1 flight_63", false,-1);
        tracep->declBus(c+9735,"ysyxSoCFull fpga fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+9736,"ysyxSoCFull fpga fixer_1 stalls_2", false,-1);
        tracep->declBit(c+9737,"ysyxSoCFull fpga fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+9738,"ysyxSoCFull fpga fixer_1 flight_64", false,-1);
        tracep->declBit(c+9739,"ysyxSoCFull fpga fixer_1 flight_65", false,-1);
        tracep->declBit(c+9740,"ysyxSoCFull fpga fixer_1 flight_66", false,-1);
        tracep->declBit(c+9741,"ysyxSoCFull fpga fixer_1 flight_67", false,-1);
        tracep->declBit(c+9742,"ysyxSoCFull fpga fixer_1 flight_68", false,-1);
        tracep->declBit(c+9743,"ysyxSoCFull fpga fixer_1 flight_69", false,-1);
        tracep->declBit(c+9744,"ysyxSoCFull fpga fixer_1 flight_70", false,-1);
        tracep->declBit(c+9745,"ysyxSoCFull fpga fixer_1 flight_71", false,-1);
        tracep->declBit(c+9746,"ysyxSoCFull fpga fixer_1 flight_72", false,-1);
        tracep->declBit(c+9747,"ysyxSoCFull fpga fixer_1 flight_73", false,-1);
        tracep->declBit(c+9748,"ysyxSoCFull fpga fixer_1 flight_74", false,-1);
        tracep->declBit(c+9749,"ysyxSoCFull fpga fixer_1 flight_75", false,-1);
        tracep->declBit(c+9750,"ysyxSoCFull fpga fixer_1 flight_76", false,-1);
        tracep->declBit(c+9751,"ysyxSoCFull fpga fixer_1 flight_77", false,-1);
        tracep->declBit(c+9752,"ysyxSoCFull fpga fixer_1 flight_78", false,-1);
        tracep->declBit(c+9753,"ysyxSoCFull fpga fixer_1 flight_79", false,-1);
        tracep->declBus(c+9754,"ysyxSoCFull fpga fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+9755,"ysyxSoCFull fpga fixer_1 stalls_3", false,-1);
        tracep->declBit(c+9756,"ysyxSoCFull fpga fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+9757,"ysyxSoCFull fpga fixer_1 flight_80", false,-1);
        tracep->declBit(c+9758,"ysyxSoCFull fpga fixer_1 flight_81", false,-1);
        tracep->declBit(c+9759,"ysyxSoCFull fpga fixer_1 flight_82", false,-1);
        tracep->declBit(c+9760,"ysyxSoCFull fpga fixer_1 flight_83", false,-1);
        tracep->declBit(c+9761,"ysyxSoCFull fpga fixer_1 flight_84", false,-1);
        tracep->declBit(c+9762,"ysyxSoCFull fpga fixer_1 flight_85", false,-1);
        tracep->declBit(c+9763,"ysyxSoCFull fpga fixer_1 flight_86", false,-1);
        tracep->declBit(c+9764,"ysyxSoCFull fpga fixer_1 flight_87", false,-1);
        tracep->declBit(c+9765,"ysyxSoCFull fpga fixer_1 flight_88", false,-1);
        tracep->declBit(c+9766,"ysyxSoCFull fpga fixer_1 flight_89", false,-1);
        tracep->declBit(c+9767,"ysyxSoCFull fpga fixer_1 flight_90", false,-1);
        tracep->declBit(c+9768,"ysyxSoCFull fpga fixer_1 flight_91", false,-1);
        tracep->declBit(c+9769,"ysyxSoCFull fpga fixer_1 flight_92", false,-1);
        tracep->declBit(c+9770,"ysyxSoCFull fpga fixer_1 flight_93", false,-1);
        tracep->declBit(c+9771,"ysyxSoCFull fpga fixer_1 flight_94", false,-1);
        tracep->declBit(c+9772,"ysyxSoCFull fpga fixer_1 flight_95", false,-1);
        tracep->declBus(c+9773,"ysyxSoCFull fpga fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+9774,"ysyxSoCFull fpga fixer_1 stalls_4", false,-1);
        tracep->declBit(c+9775,"ysyxSoCFull fpga fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+9776,"ysyxSoCFull fpga fixer_1 flight_96", false,-1);
        tracep->declBit(c+9777,"ysyxSoCFull fpga fixer_1 flight_97", false,-1);
        tracep->declBit(c+9778,"ysyxSoCFull fpga fixer_1 flight_98", false,-1);
        tracep->declBit(c+9779,"ysyxSoCFull fpga fixer_1 flight_99", false,-1);
        tracep->declBit(c+9780,"ysyxSoCFull fpga fixer_1 flight_100", false,-1);
        tracep->declBit(c+9781,"ysyxSoCFull fpga fixer_1 flight_101", false,-1);
        tracep->declBit(c+9782,"ysyxSoCFull fpga fixer_1 flight_102", false,-1);
        tracep->declBit(c+9783,"ysyxSoCFull fpga fixer_1 flight_103", false,-1);
        tracep->declBit(c+9784,"ysyxSoCFull fpga fixer_1 flight_104", false,-1);
        tracep->declBit(c+9785,"ysyxSoCFull fpga fixer_1 flight_105", false,-1);
        tracep->declBit(c+9786,"ysyxSoCFull fpga fixer_1 flight_106", false,-1);
        tracep->declBit(c+9787,"ysyxSoCFull fpga fixer_1 flight_107", false,-1);
        tracep->declBit(c+9788,"ysyxSoCFull fpga fixer_1 flight_108", false,-1);
        tracep->declBit(c+9789,"ysyxSoCFull fpga fixer_1 flight_109", false,-1);
        tracep->declBit(c+9790,"ysyxSoCFull fpga fixer_1 flight_110", false,-1);
        tracep->declBit(c+9791,"ysyxSoCFull fpga fixer_1 flight_111", false,-1);
        tracep->declBus(c+9792,"ysyxSoCFull fpga fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+9793,"ysyxSoCFull fpga fixer_1 stalls_5", false,-1);
        tracep->declBit(c+9794,"ysyxSoCFull fpga fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+9795,"ysyxSoCFull fpga fixer_1 flight_112", false,-1);
        tracep->declBit(c+9796,"ysyxSoCFull fpga fixer_1 flight_113", false,-1);
        tracep->declBit(c+9797,"ysyxSoCFull fpga fixer_1 flight_114", false,-1);
        tracep->declBit(c+9798,"ysyxSoCFull fpga fixer_1 flight_115", false,-1);
        tracep->declBit(c+9799,"ysyxSoCFull fpga fixer_1 flight_116", false,-1);
        tracep->declBit(c+9800,"ysyxSoCFull fpga fixer_1 flight_117", false,-1);
        tracep->declBit(c+9801,"ysyxSoCFull fpga fixer_1 flight_118", false,-1);
        tracep->declBit(c+9802,"ysyxSoCFull fpga fixer_1 flight_119", false,-1);
        tracep->declBit(c+9803,"ysyxSoCFull fpga fixer_1 flight_120", false,-1);
        tracep->declBit(c+9804,"ysyxSoCFull fpga fixer_1 flight_121", false,-1);
        tracep->declBit(c+9805,"ysyxSoCFull fpga fixer_1 flight_122", false,-1);
        tracep->declBit(c+9806,"ysyxSoCFull fpga fixer_1 flight_123", false,-1);
        tracep->declBit(c+9807,"ysyxSoCFull fpga fixer_1 flight_124", false,-1);
        tracep->declBit(c+9808,"ysyxSoCFull fpga fixer_1 flight_125", false,-1);
        tracep->declBit(c+9809,"ysyxSoCFull fpga fixer_1 flight_126", false,-1);
        tracep->declBit(c+9810,"ysyxSoCFull fpga fixer_1 flight_127", false,-1);
        tracep->declBus(c+9811,"ysyxSoCFull fpga fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+9812,"ysyxSoCFull fpga fixer_1 stalls_6", false,-1);
        tracep->declBit(c+9813,"ysyxSoCFull fpga fixer_1 stall", false,-1);
        tracep->declBit(c+17734,"ysyxSoCFull fpga fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+9387,"ysyxSoCFull fpga fixer_1 a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9388,"ysyxSoCFull fpga fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9814,"ysyxSoCFull fpga fixer_1 a_first_counter1", false,-1, 4,0);
        tracep->declBus(c+9399,"ysyxSoCFull fpga fixer_1 d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9815,"ysyxSoCFull fpga fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9816,"ysyxSoCFull fpga fixer_1 d_first_counter", false,-1, 4,0);
        tracep->declBus(c+9817,"ysyxSoCFull fpga fixer_1 d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9818,"ysyxSoCFull fpga fixer_1 d_first_first", false,-1);
        tracep->declBit(c+9819,"ysyxSoCFull fpga fixer_1 d_first", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga fixer_1 monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga fixer_1 monitor reset", false,-1);
        tracep->declBit(c+20233,"ysyxSoCFull fpga fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19899,"ysyxSoCFull fpga fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5544,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9404,"ysyxSoCFull fpga fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+9405,"ysyxSoCFull fpga fixer_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+9406,"ysyxSoCFull fpga fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+9407,"ysyxSoCFull fpga fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+9408,"ysyxSoCFull fpga fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+9409,"ysyxSoCFull fpga fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+9410,"ysyxSoCFull fpga fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+9411,"ysyxSoCFull fpga fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+9820,"ysyxSoCFull fpga fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+9821,"ysyxSoCFull fpga fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+9414,"ysyxSoCFull fpga fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+9415,"ysyxSoCFull fpga fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+9416,"ysyxSoCFull fpga fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9822,"ysyxSoCFull fpga fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+9823,"ysyxSoCFull fpga fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+9824,"ysyxSoCFull fpga fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+9825,"ysyxSoCFull fpga fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+9826,"ysyxSoCFull fpga fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+9827,"ysyxSoCFull fpga fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+9828,"ysyxSoCFull fpga fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+9829,"ysyxSoCFull fpga fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+9425,"ysyxSoCFull fpga fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+9426,"ysyxSoCFull fpga fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+9830,"ysyxSoCFull fpga fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+9831,"ysyxSoCFull fpga fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+9832,"ysyxSoCFull fpga fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+9833,"ysyxSoCFull fpga fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+9834,"ysyxSoCFull fpga fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+9835,"ysyxSoCFull fpga fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+9836,"ysyxSoCFull fpga fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+9837,"ysyxSoCFull fpga fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+9838,"ysyxSoCFull fpga fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+9839,"ysyxSoCFull fpga fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+9840,"ysyxSoCFull fpga fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+9841,"ysyxSoCFull fpga fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+9842,"ysyxSoCFull fpga fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+9843,"ysyxSoCFull fpga fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+9844,"ysyxSoCFull fpga fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+9845,"ysyxSoCFull fpga fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+9846,"ysyxSoCFull fpga fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+9444,"ysyxSoCFull fpga fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+5597,"ysyxSoCFull fpga fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+5598,"ysyxSoCFull fpga fixer_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+5599,"ysyxSoCFull fpga fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+5600,"ysyxSoCFull fpga fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+5601,"ysyxSoCFull fpga fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+9387,"ysyxSoCFull fpga fixer_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9388,"ysyxSoCFull fpga fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9847,"ysyxSoCFull fpga fixer_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+9848,"ysyxSoCFull fpga fixer_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9849,"ysyxSoCFull fpga fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+9850,"ysyxSoCFull fpga fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9851,"ysyxSoCFull fpga fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+9852,"ysyxSoCFull fpga fixer_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+9853,"ysyxSoCFull fpga fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+9854,"ysyxSoCFull fpga fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+9399,"ysyxSoCFull fpga fixer_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9815,"ysyxSoCFull fpga fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9855,"ysyxSoCFull fpga fixer_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+9856,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9857,"ysyxSoCFull fpga fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+9858,"ysyxSoCFull fpga fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9859,"ysyxSoCFull fpga fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9860,"ysyxSoCFull fpga fixer_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+9861,"ysyxSoCFull fpga fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+9862,"ysyxSoCFull fpga fixer_1 monitor denied", false,-1);
        tracep->declBus(c+5620,"ysyxSoCFull fpga fixer_1 monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+5621,"ysyxSoCFull fpga fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+9863,"ysyxSoCFull fpga fixer_1 monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+9864,"ysyxSoCFull fpga fixer_1 monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9865,"ysyxSoCFull fpga fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+9866,"ysyxSoCFull fpga fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+9867,"ysyxSoCFull fpga fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+9868,"ysyxSoCFull fpga fixer_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+9869,"ysyxSoCFull fpga fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+9870,"ysyxSoCFull fpga fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+9871,"ysyxSoCFull fpga fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+9875,"ysyxSoCFull fpga fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+9891,"ysyxSoCFull fpga fixer_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+9923,"ysyxSoCFull fpga fixer_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9924,"ysyxSoCFull fpga fixer_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9925,"ysyxSoCFull fpga fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+9926,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9927,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9928,"ysyxSoCFull fpga fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+20234,"ysyxSoCFull fpga fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17735,"ysyxSoCFull fpga fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17736,"ysyxSoCFull fpga fixer_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+17737,"ysyxSoCFull fpga fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+9929,"ysyxSoCFull fpga fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+9933,"ysyxSoCFull fpga fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17741,"ysyxSoCFull fpga fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9937,"ysyxSoCFull fpga fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9938,"ysyxSoCFull fpga fixer_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17742,"ysyxSoCFull fpga fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+9939,"ysyxSoCFull fpga fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17758,"ysyxSoCFull fpga fixer_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+9955,"ysyxSoCFull fpga fixer_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+9987,"ysyxSoCFull fpga fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+9988,"ysyxSoCFull fpga fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+9992,"ysyxSoCFull fpga fixer_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+10024,"ysyxSoCFull fpga fixer_1 monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+10025,"ysyxSoCFull fpga fixer_1 monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+10026,"ysyxSoCFull fpga fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+10027,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+10028,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+10029,"ysyxSoCFull fpga fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+16652,"ysyxSoCFull fpga fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16656,"ysyxSoCFull fpga fixer_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16657,"ysyxSoCFull fpga fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+10030,"ysyxSoCFull fpga fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+10034,"ysyxSoCFull fpga fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16661,"ysyxSoCFull fpga fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+10038,"ysyxSoCFull fpga fixer_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16662,"ysyxSoCFull fpga fixer_1 monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+10039,"ysyxSoCFull fpga fixer_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+10071,"ysyxSoCFull fpga fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+10072,"ysyxSoCFull fpga fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+10073,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+10074,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+10075,"ysyxSoCFull fpga fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+10076,"ysyxSoCFull fpga fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+16548,"ysyxSoCFull fpga fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga hints clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga hints reset", false,-1);
        tracep->declBit(c+19900,"ysyxSoCFull fpga hints auto_in_a_ready", false,-1);
        tracep->declBit(c+19901,"ysyxSoCFull fpga hints auto_in_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga hints auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5545,"ysyxSoCFull fpga hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga hints auto_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga hints auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga hints auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga hints auto_in_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga hints auto_in_d_valid", false,-1);
        tracep->declBus(c+5546,"ysyxSoCFull fpga hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga hints auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5547,"ysyxSoCFull fpga hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga hints auto_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga hints auto_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19898,"ysyxSoCFull fpga hints auto_out_a_ready", false,-1);
        tracep->declBit(c+19899,"ysyxSoCFull fpga hints auto_out_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga hints auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga hints auto_out_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga hints auto_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga hints auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga hints auto_out_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga hints auto_out_d_valid", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga hints auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga hints auto_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga hints auto_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga hints monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga hints monitor_reset", false,-1);
        tracep->declBit(c+19900,"ysyxSoCFull fpga hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19901,"ysyxSoCFull fpga hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga hints monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5545,"ysyxSoCFull fpga hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga hints monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+10077,"ysyxSoCFull fpga hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga hints monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5547,"ysyxSoCFull fpga hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5544,"ysyxSoCFull fpga hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga hints a_repeater_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga hints a_repeater_reset", false,-1);
        tracep->declBit(c+10078,"ysyxSoCFull fpga hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+10079,"ysyxSoCFull fpga hints a_repeater_io_full", false,-1);
        tracep->declBit(c+19900,"ysyxSoCFull fpga hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+19901,"ysyxSoCFull fpga hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+5432,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+19898,"ysyxSoCFull fpga hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+19899,"ysyxSoCFull fpga hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+5532,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+10080,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+10081,"ysyxSoCFull fpga hints isHint", false,-1);
        tracep->declBit(c+10082,"ysyxSoCFull fpga hints helpPP", false,-1);
        tracep->declBit(c+19899,"ysyxSoCFull fpga hints a_valid", false,-1);
        tracep->declBus(c+5532,"ysyxSoCFull fpga hints a_bits_size", false,-1, 3,0);
        tracep->declBus(c+9387,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+10083,"ysyxSoCFull fpga hints mapPP", false,-1);
        tracep->declBus(c+10084,"ysyxSoCFull fpga hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+10085,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+10086,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1", false,-1, 4,0);
        tracep->declBus(c+10087,"ysyxSoCFull fpga hints a_repeater_io_repeat_counter", false,-1, 4,0);
        tracep->declBus(c+10088,"ysyxSoCFull fpga hints a_repeater_io_repeat_counter1", false,-1, 4,0);
        tracep->declBit(c+10089,"ysyxSoCFull fpga hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+10090,"ysyxSoCFull fpga hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+10080,"ysyxSoCFull fpga hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+10091,"ysyxSoCFull fpga hints transform", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga hints monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga hints monitor reset", false,-1);
        tracep->declBit(c+19900,"ysyxSoCFull fpga hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19901,"ysyxSoCFull fpga hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga hints monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5545,"ysyxSoCFull fpga hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga hints monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+10077,"ysyxSoCFull fpga hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga hints monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5547,"ysyxSoCFull fpga hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5544,"ysyxSoCFull fpga hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10092,"ysyxSoCFull fpga hints monitor source_ok", false,-1);
        tracep->declBus(c+10093,"ysyxSoCFull fpga hints monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+10094,"ysyxSoCFull fpga hints monitor is_aligned", false,-1);
        tracep->declBus(c+10095,"ysyxSoCFull fpga hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+10096,"ysyxSoCFull fpga hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+10097,"ysyxSoCFull fpga hints monitor mask_size", false,-1);
        tracep->declBit(c+10098,"ysyxSoCFull fpga hints monitor mask_bit", false,-1);
        tracep->declBit(c+10099,"ysyxSoCFull fpga hints monitor mask_nbit", false,-1);
        tracep->declBit(c+10100,"ysyxSoCFull fpga hints monitor mask_acc", false,-1);
        tracep->declBit(c+10101,"ysyxSoCFull fpga hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+10102,"ysyxSoCFull fpga hints monitor mask_size_1", false,-1);
        tracep->declBit(c+10103,"ysyxSoCFull fpga hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+10104,"ysyxSoCFull fpga hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10105,"ysyxSoCFull fpga hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+10106,"ysyxSoCFull fpga hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+10107,"ysyxSoCFull fpga hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+10108,"ysyxSoCFull fpga hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+10109,"ysyxSoCFull fpga hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+10110,"ysyxSoCFull fpga hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+10111,"ysyxSoCFull fpga hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+10112,"ysyxSoCFull fpga hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga hints monitor mask_size_2", false,-1);
        tracep->declBit(c+10113,"ysyxSoCFull fpga hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+10114,"ysyxSoCFull fpga hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+10115,"ysyxSoCFull fpga hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+10116,"ysyxSoCFull fpga hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+10117,"ysyxSoCFull fpga hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+10118,"ysyxSoCFull fpga hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+10119,"ysyxSoCFull fpga hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+10120,"ysyxSoCFull fpga hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+10121,"ysyxSoCFull fpga hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+10122,"ysyxSoCFull fpga hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+10123,"ysyxSoCFull fpga hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+10124,"ysyxSoCFull fpga hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+10125,"ysyxSoCFull fpga hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+10126,"ysyxSoCFull fpga hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+10127,"ysyxSoCFull fpga hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+10128,"ysyxSoCFull fpga hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+10129,"ysyxSoCFull fpga hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+10130,"ysyxSoCFull fpga hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+10131,"ysyxSoCFull fpga hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+10132,"ysyxSoCFull fpga hints monitor source_ok_1", false,-1);
        tracep->declBit(c+10133,"ysyxSoCFull fpga hints monitor source_ok_2", false,-1);
        tracep->declBus(c+5598,"ysyxSoCFull fpga hints monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+5599,"ysyxSoCFull fpga hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+5600,"ysyxSoCFull fpga hints monitor address_ok_1", false,-1);
        tracep->declBit(c+5601,"ysyxSoCFull fpga hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+10134,"ysyxSoCFull fpga hints monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+10135,"ysyxSoCFull fpga hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10136,"ysyxSoCFull fpga hints monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+10137,"ysyxSoCFull fpga hints monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+10138,"ysyxSoCFull fpga hints monitor a_first", false,-1);
        tracep->declBus(c+10139,"ysyxSoCFull fpga hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10140,"ysyxSoCFull fpga hints monitor param", false,-1, 2,0);
        tracep->declBus(c+10141,"ysyxSoCFull fpga hints monitor size", false,-1, 3,0);
        tracep->declBus(c+10142,"ysyxSoCFull fpga hints monitor source", false,-1, 5,0);
        tracep->declBus(c+10143,"ysyxSoCFull fpga hints monitor address", false,-1, 31,0);
        tracep->declBus(c+9399,"ysyxSoCFull fpga hints monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+10144,"ysyxSoCFull fpga hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10145,"ysyxSoCFull fpga hints monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+10146,"ysyxSoCFull fpga hints monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+10147,"ysyxSoCFull fpga hints monitor d_first", false,-1);
        tracep->declBus(c+10148,"ysyxSoCFull fpga hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10149,"ysyxSoCFull fpga hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10150,"ysyxSoCFull fpga hints monitor size_1", false,-1, 3,0);
        tracep->declBus(c+10151,"ysyxSoCFull fpga hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+10152,"ysyxSoCFull fpga hints monitor denied", false,-1);
        tracep->declBus(c+5620,"ysyxSoCFull fpga hints monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+5621,"ysyxSoCFull fpga hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+10153,"ysyxSoCFull fpga hints monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+10154,"ysyxSoCFull fpga hints monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+10155,"ysyxSoCFull fpga hints monitor c_first", false,-1);
        tracep->declBus(c+10156,"ysyxSoCFull fpga hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+10157,"ysyxSoCFull fpga hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+10158,"ysyxSoCFull fpga hints monitor size_3", false,-1, 3,0);
        tracep->declBus(c+10159,"ysyxSoCFull fpga hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+10160,"ysyxSoCFull fpga hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+10161,"ysyxSoCFull fpga hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+10163,"ysyxSoCFull fpga hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+10171,"ysyxSoCFull fpga hints monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+10187,"ysyxSoCFull fpga hints monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+10188,"ysyxSoCFull fpga hints monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+10189,"ysyxSoCFull fpga hints monitor a_first_1", false,-1);
        tracep->declBus(c+10190,"ysyxSoCFull fpga hints monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+10191,"ysyxSoCFull fpga hints monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+10192,"ysyxSoCFull fpga hints monitor d_first_1", false,-1);
        tracep->declQuad(c+20238,"ysyxSoCFull fpga hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+17790,"ysyxSoCFull fpga hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17791,"ysyxSoCFull fpga hints monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+17792,"ysyxSoCFull fpga hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+10193,"ysyxSoCFull fpga hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+10195,"ysyxSoCFull fpga hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+17794,"ysyxSoCFull fpga hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+10197,"ysyxSoCFull fpga hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+10198,"ysyxSoCFull fpga hints monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17795,"ysyxSoCFull fpga hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+10199,"ysyxSoCFull fpga hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+17803,"ysyxSoCFull fpga hints monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+10207,"ysyxSoCFull fpga hints monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+10223,"ysyxSoCFull fpga hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+10224,"ysyxSoCFull fpga hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+10226,"ysyxSoCFull fpga hints monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+10242,"ysyxSoCFull fpga hints monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+10243,"ysyxSoCFull fpga hints monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+10244,"ysyxSoCFull fpga hints monitor c_first_1", false,-1);
        tracep->declBus(c+10245,"ysyxSoCFull fpga hints monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+10246,"ysyxSoCFull fpga hints monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+10247,"ysyxSoCFull fpga hints monitor d_first_2", false,-1);
        tracep->declQuad(c+16694,"ysyxSoCFull fpga hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16696,"ysyxSoCFull fpga hints monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16697,"ysyxSoCFull fpga hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+10248,"ysyxSoCFull fpga hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+10250,"ysyxSoCFull fpga hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+16699,"ysyxSoCFull fpga hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+10252,"ysyxSoCFull fpga hints monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16700,"ysyxSoCFull fpga hints monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+10253,"ysyxSoCFull fpga hints monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+10269,"ysyxSoCFull fpga hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+10270,"ysyxSoCFull fpga hints monitor inflight_2", false,-1);
        tracep->declBus(c+10271,"ysyxSoCFull fpga hints monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+10272,"ysyxSoCFull fpga hints monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+10273,"ysyxSoCFull fpga hints monitor d_first_3", false,-1);
        tracep->declBit(c+10274,"ysyxSoCFull fpga hints monitor d_set", false,-1);
        tracep->declBit(c+16548,"ysyxSoCFull fpga hints monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull fpga hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga hints a_repeater clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga hints a_repeater reset", false,-1);
        tracep->declBit(c+10078,"ysyxSoCFull fpga hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+10079,"ysyxSoCFull fpga hints a_repeater io_full", false,-1);
        tracep->declBit(c+19900,"ysyxSoCFull fpga hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+19901,"ysyxSoCFull fpga hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+5432,"ysyxSoCFull fpga hints a_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+19898,"ysyxSoCFull fpga hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+19899,"ysyxSoCFull fpga hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+5532,"ysyxSoCFull fpga hints a_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+10080,"ysyxSoCFull fpga hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+10079,"ysyxSoCFull fpga hints a_repeater full", false,-1);
        tracep->declBus(c+10275,"ysyxSoCFull fpga hints a_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+10276,"ysyxSoCFull fpga hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+10277,"ysyxSoCFull fpga hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_1 reset", false,-1);
        tracep->declBit(c+19853,"ysyxSoCFull fpga widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+19854,"ysyxSoCFull fpga widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga widget_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5435,"ysyxSoCFull fpga widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5436,"ysyxSoCFull fpga widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5437,"ysyxSoCFull fpga widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga widget_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5439,"ysyxSoCFull fpga widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+5440,"ysyxSoCFull fpga widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga widget_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5447,"ysyxSoCFull fpga widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19900,"ysyxSoCFull fpga widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+19901,"ysyxSoCFull fpga widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga widget_1 auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5545,"ysyxSoCFull fpga widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga widget_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+5546,"ysyxSoCFull fpga widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga widget_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5547,"ysyxSoCFull fpga widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_1 monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_1 monitor_reset", false,-1);
        tracep->declBit(c+20240,"ysyxSoCFull fpga widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19854,"ysyxSoCFull fpga widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5435,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+10278,"ysyxSoCFull fpga widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5439,"ysyxSoCFull fpga widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+5440,"ysyxSoCFull fpga widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5447,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+10279,"ysyxSoCFull fpga widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+5538,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+5546,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5547,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+5439,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+5440,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+10280,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+5447,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+10135,"ysyxSoCFull fpga widget_1 hasData", false,-1);
        tracep->declBit(c+10282,"ysyxSoCFull fpga widget_1 limit", false,-1);
        tracep->declBit(c+10283,"ysyxSoCFull fpga widget_1 count", false,-1);
        tracep->declBit(c+10284,"ysyxSoCFull fpga widget_1 last", false,-1);
        tracep->declBit(c+10285,"ysyxSoCFull fpga widget_1 enable_0", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+10286,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+10287,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+10288,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+10289,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+10095,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+10096,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+10097,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+10098,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+10099,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+10290,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+10291,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+10102,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+10103,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+10104,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+10292,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+10293,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+10294,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+10295,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+10296,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+10297,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+10298,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+10299,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+10113,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+10114,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+10300,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+10301,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+10302,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+10303,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+10304,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+10305,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+10306,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+10307,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+10308,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+10309,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+10310,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+10311,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+10312,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+10313,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+10314,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+10315,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+10316,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+10317,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+10318,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+10319,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+10320,"ysyxSoCFull fpga widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+10321,"ysyxSoCFull fpga widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+10322,"ysyxSoCFull fpga widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+5441,"ysyxSoCFull fpga widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+5963,"ysyxSoCFull fpga widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+5443,"ysyxSoCFull fpga widget_1 cated_bits_size", false,-1, 3,0);
        tracep->declBit(c+10324,"ysyxSoCFull fpga widget_1 repeat_limit", false,-1);
        tracep->declBit(c+10325,"ysyxSoCFull fpga widget_1 repeat_count", false,-1);
        tracep->declBit(c+10326,"ysyxSoCFull fpga widget_1 repeat_first", false,-1);
        tracep->declBit(c+10327,"ysyxSoCFull fpga widget_1 repeat_last", false,-1);
        tracep->declBit(c+5440,"ysyxSoCFull fpga widget_1 cated_valid", false,-1);
        tracep->declBit(c+10328,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+10329,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+10330,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+10331,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+10332,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+10333,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+10334,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+10335,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+10336,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+10337,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+10338,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+10339,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+10340,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+10341,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+10342,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+10343,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+10344,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+10345,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+10346,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+10347,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+10348,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+10349,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+10350,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+10351,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+10352,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+10353,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+10354,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+10355,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+10356,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+10357,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+10358,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+10359,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+10360,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+10361,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+10362,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+10363,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+10364,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+10365,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+10366,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+10367,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+10368,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+10369,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+10370,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+10371,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+10372,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+10373,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+10374,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+10375,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+10376,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+10377,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+10378,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+10379,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+10380,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+10381,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+10382,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+10383,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+10384,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+10385,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+10386,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+10387,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+10388,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+10389,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+10390,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+10391,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+5444,"ysyxSoCFull fpga widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+10392,"ysyxSoCFull fpga widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+10393,"ysyxSoCFull fpga widget_1 repeat_sel", false,-1);
        tracep->declBit(c+10394,"ysyxSoCFull fpga widget_1 repeat_index", false,-1);
        tracep->declBus(c+10395,"ysyxSoCFull fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+10396,"ysyxSoCFull fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+5621,"ysyxSoCFull fpga widget_1 hasData_1", false,-1);
        tracep->declBit(c+10397,"ysyxSoCFull fpga widget_1 limit_1", false,-1);
        tracep->declBit(c+10398,"ysyxSoCFull fpga widget_1 count_1", false,-1);
        tracep->declBit(c+10399,"ysyxSoCFull fpga widget_1 last_1", false,-1);
        tracep->declBit(c+10400,"ysyxSoCFull fpga widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_1 monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_1 monitor reset", false,-1);
        tracep->declBit(c+20240,"ysyxSoCFull fpga widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19854,"ysyxSoCFull fpga widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5435,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+10278,"ysyxSoCFull fpga widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5439,"ysyxSoCFull fpga widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+5440,"ysyxSoCFull fpga widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5447,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10092,"ysyxSoCFull fpga widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+10093,"ysyxSoCFull fpga widget_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+10094,"ysyxSoCFull fpga widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+10401,"ysyxSoCFull fpga widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+10402,"ysyxSoCFull fpga widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+10403,"ysyxSoCFull fpga widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+10103,"ysyxSoCFull fpga widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+10104,"ysyxSoCFull fpga widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+10404,"ysyxSoCFull fpga widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+10405,"ysyxSoCFull fpga widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+10113,"ysyxSoCFull fpga widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+10114,"ysyxSoCFull fpga widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10406,"ysyxSoCFull fpga widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+10407,"ysyxSoCFull fpga widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10408,"ysyxSoCFull fpga widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+10409,"ysyxSoCFull fpga widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10410,"ysyxSoCFull fpga widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+10411,"ysyxSoCFull fpga widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10412,"ysyxSoCFull fpga widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+10413,"ysyxSoCFull fpga widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+10414,"ysyxSoCFull fpga widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+6024,"ysyxSoCFull fpga widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+10133,"ysyxSoCFull fpga widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+5598,"ysyxSoCFull fpga widget_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+5599,"ysyxSoCFull fpga widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+5600,"ysyxSoCFull fpga widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+5601,"ysyxSoCFull fpga widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+10415,"ysyxSoCFull fpga widget_1 monitor a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+10135,"ysyxSoCFull fpga widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10416,"ysyxSoCFull fpga widget_1 monitor a_first_counter", false,-1, 5,0);
        tracep->declBus(c+10417,"ysyxSoCFull fpga widget_1 monitor a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+10418,"ysyxSoCFull fpga widget_1 monitor a_first", false,-1);
        tracep->declBus(c+10419,"ysyxSoCFull fpga widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10420,"ysyxSoCFull fpga widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+10421,"ysyxSoCFull fpga widget_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+10422,"ysyxSoCFull fpga widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+10423,"ysyxSoCFull fpga widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+5962,"ysyxSoCFull fpga widget_1 monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5963,"ysyxSoCFull fpga widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10424,"ysyxSoCFull fpga widget_1 monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+10425,"ysyxSoCFull fpga widget_1 monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+10426,"ysyxSoCFull fpga widget_1 monitor d_first", false,-1);
        tracep->declBus(c+10427,"ysyxSoCFull fpga widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10428,"ysyxSoCFull fpga widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10429,"ysyxSoCFull fpga widget_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+10430,"ysyxSoCFull fpga widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+10431,"ysyxSoCFull fpga widget_1 monitor denied", false,-1);
        tracep->declBus(c+10432,"ysyxSoCFull fpga widget_1 monitor c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5621,"ysyxSoCFull fpga widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+10433,"ysyxSoCFull fpga widget_1 monitor c_first_counter", false,-1, 5,0);
        tracep->declBus(c+10434,"ysyxSoCFull fpga widget_1 monitor c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+10435,"ysyxSoCFull fpga widget_1 monitor c_first", false,-1);
        tracep->declBus(c+10436,"ysyxSoCFull fpga widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+10437,"ysyxSoCFull fpga widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+10438,"ysyxSoCFull fpga widget_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+10439,"ysyxSoCFull fpga widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+10440,"ysyxSoCFull fpga widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+10441,"ysyxSoCFull fpga widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+10443,"ysyxSoCFull fpga widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+10451,"ysyxSoCFull fpga widget_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+10467,"ysyxSoCFull fpga widget_1 monitor a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+10468,"ysyxSoCFull fpga widget_1 monitor a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+10469,"ysyxSoCFull fpga widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+10470,"ysyxSoCFull fpga widget_1 monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+10471,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+10472,"ysyxSoCFull fpga widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+20241,"ysyxSoCFull fpga widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+17820,"ysyxSoCFull fpga widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17821,"ysyxSoCFull fpga widget_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+17822,"ysyxSoCFull fpga widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+10473,"ysyxSoCFull fpga widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+10475,"ysyxSoCFull fpga widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+17824,"ysyxSoCFull fpga widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+10477,"ysyxSoCFull fpga widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+10478,"ysyxSoCFull fpga widget_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17825,"ysyxSoCFull fpga widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+10479,"ysyxSoCFull fpga widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+17833,"ysyxSoCFull fpga widget_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+10487,"ysyxSoCFull fpga widget_1 monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+10503,"ysyxSoCFull fpga widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+10504,"ysyxSoCFull fpga widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+10506,"ysyxSoCFull fpga widget_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+10522,"ysyxSoCFull fpga widget_1 monitor c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+10523,"ysyxSoCFull fpga widget_1 monitor c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+10524,"ysyxSoCFull fpga widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+10525,"ysyxSoCFull fpga widget_1 monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+10526,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+10527,"ysyxSoCFull fpga widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+16716,"ysyxSoCFull fpga widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16718,"ysyxSoCFull fpga widget_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16719,"ysyxSoCFull fpga widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+10528,"ysyxSoCFull fpga widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+10530,"ysyxSoCFull fpga widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+16721,"ysyxSoCFull fpga widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+10532,"ysyxSoCFull fpga widget_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16722,"ysyxSoCFull fpga widget_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+10533,"ysyxSoCFull fpga widget_1 monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+10549,"ysyxSoCFull fpga widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+10550,"ysyxSoCFull fpga widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+10551,"ysyxSoCFull fpga widget_1 monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+10552,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+10553,"ysyxSoCFull fpga widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+10554,"ysyxSoCFull fpga widget_1 monitor d_set", false,-1);
        tracep->declBit(c+16548,"ysyxSoCFull fpga widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull fpga widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+10279,"ysyxSoCFull fpga widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+5538,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+5546,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5547,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+5439,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+5440,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+10280,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+5447,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+10555,"ysyxSoCFull fpga widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+10556,"ysyxSoCFull fpga widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+10557,"ysyxSoCFull fpga widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+10558,"ysyxSoCFull fpga widget_1 repeated_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+10559,"ysyxSoCFull fpga widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+10560,"ysyxSoCFull fpga widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+10561,"ysyxSoCFull fpga widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+10563,"ysyxSoCFull fpga widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_2 reset", false,-1);
        tracep->declBit(c+5386,"ysyxSoCFull fpga widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19827,"ysyxSoCFull fpga widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5387,"ysyxSoCFull fpga widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5388,"ysyxSoCFull fpga widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5389,"ysyxSoCFull fpga widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+5390,"ysyxSoCFull fpga widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5392,"ysyxSoCFull fpga widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5393,"ysyxSoCFull fpga widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5394,"ysyxSoCFull fpga widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5395,"ysyxSoCFull fpga widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+5396,"ysyxSoCFull fpga widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+5519,"ysyxSoCFull fpga widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull fpga widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+19891,"ysyxSoCFull fpga widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull fpga widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19892,"ysyxSoCFull fpga widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull fpga widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19894,"ysyxSoCFull fpga widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19895,"ysyxSoCFull fpga widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5520,"ysyxSoCFull fpga widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+5521,"ysyxSoCFull fpga widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5523,"ysyxSoCFull fpga widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5524,"ysyxSoCFull fpga widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5525,"ysyxSoCFull fpga widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5526,"ysyxSoCFull fpga widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5527,"ysyxSoCFull fpga widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+5528,"ysyxSoCFull fpga widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5392,"ysyxSoCFull fpga widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5393,"ysyxSoCFull fpga widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5394,"ysyxSoCFull fpga widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5395,"ysyxSoCFull fpga widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+5529,"ysyxSoCFull fpga widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_2 monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_2 monitor_reset", false,-1);
        tracep->declBit(c+5386,"ysyxSoCFull fpga widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19827,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5387,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5388,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5389,"ysyxSoCFull fpga widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+10564,"ysyxSoCFull fpga widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5392,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5393,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5394,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5395,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+10565,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+20243,"ysyxSoCFull fpga widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+5386,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19827,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+5519,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+19891,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19892,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19894,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+20244,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5520,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+10566,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+5387,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+5388,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+5521,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5523,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+5524,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5525,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+5526,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19891,"ysyxSoCFull fpga widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+20217,"ysyxSoCFull fpga widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+19892,"ysyxSoCFull fpga widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+20245,"ysyxSoCFull fpga widget_2 repeat_limit", false,-1);
        tracep->declBit(c+10567,"ysyxSoCFull fpga widget_2 repeat_count", false,-1);
        tracep->declBit(c+20246,"ysyxSoCFull fpga widget_2 repeat_last", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull fpga widget_2 cated_valid", false,-1);
        tracep->declBus(c+19894,"ysyxSoCFull fpga widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+20247,"ysyxSoCFull fpga widget_2 repeat_sel", false,-1);
        tracep->declBit(c+17849,"ysyxSoCFull fpga widget_2 repeat_index", false,-1);
        tracep->declBus(c+20244,"ysyxSoCFull fpga widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+20248,"ysyxSoCFull fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+20249,"ysyxSoCFull fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+5584,"ysyxSoCFull fpga widget_2 hasData", false,-1);
        tracep->declBit(c+10568,"ysyxSoCFull fpga widget_2 limit", false,-1);
        tracep->declBit(c+10569,"ysyxSoCFull fpga widget_2 count", false,-1);
        tracep->declBit(c+10570,"ysyxSoCFull fpga widget_2 last", false,-1);
        tracep->declBit(c+10571,"ysyxSoCFull fpga widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+10565,"ysyxSoCFull fpga widget_2 corrupt_out", false,-1);
        tracep->declBit(c+10572,"ysyxSoCFull fpga widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+8853,"ysyxSoCFull fpga widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+5524,"ysyxSoCFull fpga widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+10573,"ysyxSoCFull fpga widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+10574,"ysyxSoCFull fpga widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+10575,"ysyxSoCFull fpga widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_2 monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_2 monitor reset", false,-1);
        tracep->declBit(c+5386,"ysyxSoCFull fpga widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19827,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5387,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5388,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5389,"ysyxSoCFull fpga widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+10564,"ysyxSoCFull fpga widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5392,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5393,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5394,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5395,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+10565,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19906,"ysyxSoCFull fpga widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+20250,"ysyxSoCFull fpga widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+20251,"ysyxSoCFull fpga widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+20252,"ysyxSoCFull fpga widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+20253,"ysyxSoCFull fpga widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+20254,"ysyxSoCFull fpga widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+20125,"ysyxSoCFull fpga widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+20126,"ysyxSoCFull fpga widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+20255,"ysyxSoCFull fpga widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+20256,"ysyxSoCFull fpga widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+20257,"ysyxSoCFull fpga widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+20129,"ysyxSoCFull fpga widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+20130,"ysyxSoCFull fpga widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+20258,"ysyxSoCFull fpga widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+20259,"ysyxSoCFull fpga widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+20260,"ysyxSoCFull fpga widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+20261,"ysyxSoCFull fpga widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+20262,"ysyxSoCFull fpga widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+20263,"ysyxSoCFull fpga widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+20264,"ysyxSoCFull fpga widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+20265,"ysyxSoCFull fpga widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+20139,"ysyxSoCFull fpga widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+20140,"ysyxSoCFull fpga widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+20266,"ysyxSoCFull fpga widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+20267,"ysyxSoCFull fpga widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+20268,"ysyxSoCFull fpga widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+20269,"ysyxSoCFull fpga widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+20270,"ysyxSoCFull fpga widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+20271,"ysyxSoCFull fpga widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+20272,"ysyxSoCFull fpga widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+20273,"ysyxSoCFull fpga widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+20274,"ysyxSoCFull fpga widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+20275,"ysyxSoCFull fpga widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+20276,"ysyxSoCFull fpga widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+20277,"ysyxSoCFull fpga widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+20278,"ysyxSoCFull fpga widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+20279,"ysyxSoCFull fpga widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+20280,"ysyxSoCFull fpga widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+20281,"ysyxSoCFull fpga widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+20282,"ysyxSoCFull fpga widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+10576,"ysyxSoCFull fpga widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+5597,"ysyxSoCFull fpga widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+10577,"ysyxSoCFull fpga widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+10578,"ysyxSoCFull fpga widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+20283,"ysyxSoCFull fpga widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19947,"ysyxSoCFull fpga widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10579,"ysyxSoCFull fpga widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+10580,"ysyxSoCFull fpga widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+10581,"ysyxSoCFull fpga widget_2 monitor a_first", false,-1);
        tracep->declBus(c+10582,"ysyxSoCFull fpga widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10583,"ysyxSoCFull fpga widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+10584,"ysyxSoCFull fpga widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+10585,"ysyxSoCFull fpga widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+10586,"ysyxSoCFull fpga widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+10587,"ysyxSoCFull fpga widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+5584,"ysyxSoCFull fpga widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10588,"ysyxSoCFull fpga widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+10589,"ysyxSoCFull fpga widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+10590,"ysyxSoCFull fpga widget_2 monitor d_first", false,-1);
        tracep->declBus(c+10591,"ysyxSoCFull fpga widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10592,"ysyxSoCFull fpga widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10593,"ysyxSoCFull fpga widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10594,"ysyxSoCFull fpga widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+10595,"ysyxSoCFull fpga widget_2 monitor denied", false,-1);
        tracep->declBus(c+10596,"ysyxSoCFull fpga widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+5621,"ysyxSoCFull fpga widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+10597,"ysyxSoCFull fpga widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+10598,"ysyxSoCFull fpga widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+10599,"ysyxSoCFull fpga widget_2 monitor c_first", false,-1);
        tracep->declBus(c+10600,"ysyxSoCFull fpga widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+10601,"ysyxSoCFull fpga widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+10602,"ysyxSoCFull fpga widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+10603,"ysyxSoCFull fpga widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+10604,"ysyxSoCFull fpga widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+10605,"ysyxSoCFull fpga widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+10609,"ysyxSoCFull fpga widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+10625,"ysyxSoCFull fpga widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+10641,"ysyxSoCFull fpga widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+10642,"ysyxSoCFull fpga widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+10643,"ysyxSoCFull fpga widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+10644,"ysyxSoCFull fpga widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+10645,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+10646,"ysyxSoCFull fpga widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+20284,"ysyxSoCFull fpga widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17850,"ysyxSoCFull fpga widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17851,"ysyxSoCFull fpga widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17852,"ysyxSoCFull fpga widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+10647,"ysyxSoCFull fpga widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+10651,"ysyxSoCFull fpga widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17856,"ysyxSoCFull fpga widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+10655,"ysyxSoCFull fpga widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+10656,"ysyxSoCFull fpga widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17857,"ysyxSoCFull fpga widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+10657,"ysyxSoCFull fpga widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17873,"ysyxSoCFull fpga widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+10673,"ysyxSoCFull fpga widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+10674,"ysyxSoCFull fpga widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+10678,"ysyxSoCFull fpga widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+10694,"ysyxSoCFull fpga widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+10695,"ysyxSoCFull fpga widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+10696,"ysyxSoCFull fpga widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+10697,"ysyxSoCFull fpga widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+10698,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+10699,"ysyxSoCFull fpga widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+16738,"ysyxSoCFull fpga widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16742,"ysyxSoCFull fpga widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16743,"ysyxSoCFull fpga widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+10700,"ysyxSoCFull fpga widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+10704,"ysyxSoCFull fpga widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16747,"ysyxSoCFull fpga widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+10708,"ysyxSoCFull fpga widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+10709,"ysyxSoCFull fpga widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16748,"ysyxSoCFull fpga widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+10725,"ysyxSoCFull fpga widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+10726,"ysyxSoCFull fpga widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+10727,"ysyxSoCFull fpga widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+10728,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+10729,"ysyxSoCFull fpga widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+10730,"ysyxSoCFull fpga widget_2 monitor d_set", false,-1);
        tracep->declBit(c+18316,"ysyxSoCFull fpga widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull fpga widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+20243,"ysyxSoCFull fpga widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+5386,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19827,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+5519,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+19891,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19892,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19894,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+20244,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5520,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+10731,"ysyxSoCFull fpga widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+10732,"ysyxSoCFull fpga widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+10733,"ysyxSoCFull fpga widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+10734,"ysyxSoCFull fpga widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+10735,"ysyxSoCFull fpga widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+10736,"ysyxSoCFull fpga widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+10737,"ysyxSoCFull fpga widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+10738,"ysyxSoCFull fpga widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+10566,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+5387,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+5388,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+5521,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5523,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+5524,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5525,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+5526,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+10739,"ysyxSoCFull fpga widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+10740,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+10741,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+10742,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+10743,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+10744,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+20784,"ysyxSoCFull mem clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem io_axi4_0_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull mem io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem io_axi4_0_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull mem io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull mem io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull mem io_axi4_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem io_axi4_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem io_axi4_0_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull mem io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem io_axi4_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem io_axi4_0_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem srams_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem srams_reset", false,-1);
        tracep->declBit(c+10745,"ysyxSoCFull mem srams_auto_in_awready", false,-1);
        tracep->declBit(c+10746,"ysyxSoCFull mem srams_auto_in_awvalid", false,-1);
        tracep->declBus(c+10747,"ysyxSoCFull mem srams_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+10748,"ysyxSoCFull mem srams_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+10749,"ysyxSoCFull mem srams_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+10750,"ysyxSoCFull mem srams_auto_in_wready", false,-1);
        tracep->declBit(c+10751,"ysyxSoCFull mem srams_auto_in_wvalid", false,-1);
        tracep->declQuad(c+10752,"ysyxSoCFull mem srams_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+10754,"ysyxSoCFull mem srams_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+10755,"ysyxSoCFull mem srams_auto_in_bready", false,-1);
        tracep->declBit(c+10756,"ysyxSoCFull mem srams_auto_in_bvalid", false,-1);
        tracep->declBus(c+10757,"ysyxSoCFull mem srams_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+10758,"ysyxSoCFull mem srams_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+10759,"ysyxSoCFull mem srams_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+10760,"ysyxSoCFull mem srams_auto_in_arready", false,-1);
        tracep->declBit(c+10761,"ysyxSoCFull mem srams_auto_in_arvalid", false,-1);
        tracep->declBus(c+10762,"ysyxSoCFull mem srams_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+10763,"ysyxSoCFull mem srams_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+10764,"ysyxSoCFull mem srams_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+10765,"ysyxSoCFull mem srams_auto_in_rready", false,-1);
        tracep->declBit(c+10766,"ysyxSoCFull mem srams_auto_in_rvalid", false,-1);
        tracep->declBus(c+10767,"ysyxSoCFull mem srams_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+10768,"ysyxSoCFull mem srams_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+10770,"ysyxSoCFull mem srams_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+10771,"ysyxSoCFull mem srams_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4xbar_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4xbar_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull mem axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull mem axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull mem axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull mem axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull mem axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar_auto_out_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull mem axi4xbar_auto_out_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4xbar_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4xbar_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4xbar_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4xbar_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar_auto_out_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4xbar_auto_out_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull mem axi4xbar_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull mem axi4xbar_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull mem axi4xbar_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar_auto_out_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull mem axi4xbar_auto_out_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4xbar_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4xbar_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4xbar_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4xbar_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf_reset", false,-1);
        tracep->declBit(c+10772,"ysyxSoCFull mem axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+20288,"ysyxSoCFull mem axi4buf_auto_in_awvalid", false,-1);
        tracep->declBus(c+17889,"ysyxSoCFull mem axi4buf_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20289,"ysyxSoCFull mem axi4buf_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+20290,"ysyxSoCFull mem axi4buf_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+10773,"ysyxSoCFull mem axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+20291,"ysyxSoCFull mem axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17890,"ysyxSoCFull mem axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17892,"ysyxSoCFull mem axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+10774,"ysyxSoCFull mem axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+10775,"ysyxSoCFull mem axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+10776,"ysyxSoCFull mem axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+10777,"ysyxSoCFull mem axi4buf_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+10778,"ysyxSoCFull mem axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+20292,"ysyxSoCFull mem axi4buf_auto_in_arvalid", false,-1);
        tracep->declBus(c+17893,"ysyxSoCFull mem axi4buf_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20293,"ysyxSoCFull mem axi4buf_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+20294,"ysyxSoCFull mem axi4buf_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+10779,"ysyxSoCFull mem axi4buf_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+10780,"ysyxSoCFull mem axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+10745,"ysyxSoCFull mem axi4buf_auto_out_awready", false,-1);
        tracep->declBit(c+10746,"ysyxSoCFull mem axi4buf_auto_out_awvalid", false,-1);
        tracep->declBus(c+10747,"ysyxSoCFull mem axi4buf_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+10748,"ysyxSoCFull mem axi4buf_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+10749,"ysyxSoCFull mem axi4buf_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+10750,"ysyxSoCFull mem axi4buf_auto_out_wready", false,-1);
        tracep->declBit(c+10751,"ysyxSoCFull mem axi4buf_auto_out_wvalid", false,-1);
        tracep->declQuad(c+10752,"ysyxSoCFull mem axi4buf_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+10754,"ysyxSoCFull mem axi4buf_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+10755,"ysyxSoCFull mem axi4buf_auto_out_bready", false,-1);
        tracep->declBit(c+10756,"ysyxSoCFull mem axi4buf_auto_out_bvalid", false,-1);
        tracep->declBus(c+10757,"ysyxSoCFull mem axi4buf_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+10758,"ysyxSoCFull mem axi4buf_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+10759,"ysyxSoCFull mem axi4buf_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+10760,"ysyxSoCFull mem axi4buf_auto_out_arready", false,-1);
        tracep->declBit(c+10761,"ysyxSoCFull mem axi4buf_auto_out_arvalid", false,-1);
        tracep->declBus(c+10762,"ysyxSoCFull mem axi4buf_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+10763,"ysyxSoCFull mem axi4buf_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+10764,"ysyxSoCFull mem axi4buf_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+10765,"ysyxSoCFull mem axi4buf_auto_out_rready", false,-1);
        tracep->declBit(c+10766,"ysyxSoCFull mem axi4buf_auto_out_rvalid", false,-1);
        tracep->declBus(c+10767,"ysyxSoCFull mem axi4buf_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+10768,"ysyxSoCFull mem axi4buf_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+10770,"ysyxSoCFull mem axi4buf_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+10771,"ysyxSoCFull mem axi4buf_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4frag_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4frag_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull mem axi4frag_auto_in_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4frag_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull mem axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull mem axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull mem axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4frag_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull mem axi4frag_auto_in_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4frag_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+10772,"ysyxSoCFull mem axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+20288,"ysyxSoCFull mem axi4frag_auto_out_awvalid", false,-1);
        tracep->declBus(c+17889,"ysyxSoCFull mem axi4frag_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20289,"ysyxSoCFull mem axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+20290,"ysyxSoCFull mem axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+10773,"ysyxSoCFull mem axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+20291,"ysyxSoCFull mem axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17890,"ysyxSoCFull mem axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17892,"ysyxSoCFull mem axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+10774,"ysyxSoCFull mem axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+10775,"ysyxSoCFull mem axi4frag_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+10776,"ysyxSoCFull mem axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+10777,"ysyxSoCFull mem axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+10778,"ysyxSoCFull mem axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+20292,"ysyxSoCFull mem axi4frag_auto_out_arvalid", false,-1);
        tracep->declBus(c+17893,"ysyxSoCFull mem axi4frag_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20293,"ysyxSoCFull mem axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+20294,"ysyxSoCFull mem axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+10779,"ysyxSoCFull mem axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+10780,"ysyxSoCFull mem axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem srams clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem srams reset", false,-1);
        tracep->declBit(c+10745,"ysyxSoCFull mem srams auto_in_awready", false,-1);
        tracep->declBit(c+10746,"ysyxSoCFull mem srams auto_in_awvalid", false,-1);
        tracep->declBus(c+10747,"ysyxSoCFull mem srams auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+10748,"ysyxSoCFull mem srams auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+10749,"ysyxSoCFull mem srams auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+10750,"ysyxSoCFull mem srams auto_in_wready", false,-1);
        tracep->declBit(c+10751,"ysyxSoCFull mem srams auto_in_wvalid", false,-1);
        tracep->declQuad(c+10752,"ysyxSoCFull mem srams auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+10754,"ysyxSoCFull mem srams auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+10755,"ysyxSoCFull mem srams auto_in_bready", false,-1);
        tracep->declBit(c+10756,"ysyxSoCFull mem srams auto_in_bvalid", false,-1);
        tracep->declBus(c+10757,"ysyxSoCFull mem srams auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+10758,"ysyxSoCFull mem srams auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+10759,"ysyxSoCFull mem srams auto_in_becho_real_last", false,-1);
        tracep->declBit(c+10760,"ysyxSoCFull mem srams auto_in_arready", false,-1);
        tracep->declBit(c+10761,"ysyxSoCFull mem srams auto_in_arvalid", false,-1);
        tracep->declBus(c+10762,"ysyxSoCFull mem srams auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+10763,"ysyxSoCFull mem srams auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+10764,"ysyxSoCFull mem srams auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+10765,"ysyxSoCFull mem srams auto_in_rready", false,-1);
        tracep->declBit(c+10766,"ysyxSoCFull mem srams auto_in_rvalid", false,-1);
        tracep->declBus(c+10767,"ysyxSoCFull mem srams auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+10768,"ysyxSoCFull mem srams auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+10770,"ysyxSoCFull mem srams auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+10771,"ysyxSoCFull mem srams auto_in_recho_real_last", false,-1);
        tracep->declBus(c+10781,"ysyxSoCFull mem srams mem_R0_addr", false,-1, 27,0);
        tracep->declBit(c+10782,"ysyxSoCFull mem srams mem_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem srams mem_R0_clk", false,-1);
        tracep->declBus(c+10783,"ysyxSoCFull mem srams mem_R0_data_0", false,-1, 7,0);
        tracep->declBus(c+10784,"ysyxSoCFull mem srams mem_R0_data_1", false,-1, 7,0);
        tracep->declBus(c+10785,"ysyxSoCFull mem srams mem_R0_data_2", false,-1, 7,0);
        tracep->declBus(c+10786,"ysyxSoCFull mem srams mem_R0_data_3", false,-1, 7,0);
        tracep->declBus(c+10787,"ysyxSoCFull mem srams mem_R0_data_4", false,-1, 7,0);
        tracep->declBus(c+10788,"ysyxSoCFull mem srams mem_R0_data_5", false,-1, 7,0);
        tracep->declBus(c+10789,"ysyxSoCFull mem srams mem_R0_data_6", false,-1, 7,0);
        tracep->declBus(c+10790,"ysyxSoCFull mem srams mem_R0_data_7", false,-1, 7,0);
        tracep->declBus(c+10791,"ysyxSoCFull mem srams mem_W0_addr", false,-1, 27,0);
        tracep->declBit(c+10792,"ysyxSoCFull mem srams mem_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem srams mem_W0_clk", false,-1);
        tracep->declBus(c+10793,"ysyxSoCFull mem srams mem_W0_data_0", false,-1, 7,0);
        tracep->declBus(c+10794,"ysyxSoCFull mem srams mem_W0_data_1", false,-1, 7,0);
        tracep->declBus(c+10795,"ysyxSoCFull mem srams mem_W0_data_2", false,-1, 7,0);
        tracep->declBus(c+10796,"ysyxSoCFull mem srams mem_W0_data_3", false,-1, 7,0);
        tracep->declBus(c+10797,"ysyxSoCFull mem srams mem_W0_data_4", false,-1, 7,0);
        tracep->declBus(c+10798,"ysyxSoCFull mem srams mem_W0_data_5", false,-1, 7,0);
        tracep->declBus(c+10799,"ysyxSoCFull mem srams mem_W0_data_6", false,-1, 7,0);
        tracep->declBus(c+10800,"ysyxSoCFull mem srams mem_W0_data_7", false,-1, 7,0);
        tracep->declBit(c+10801,"ysyxSoCFull mem srams mem_W0_mask_0", false,-1);
        tracep->declBit(c+10802,"ysyxSoCFull mem srams mem_W0_mask_1", false,-1);
        tracep->declBit(c+10803,"ysyxSoCFull mem srams mem_W0_mask_2", false,-1);
        tracep->declBit(c+10804,"ysyxSoCFull mem srams mem_W0_mask_3", false,-1);
        tracep->declBit(c+10805,"ysyxSoCFull mem srams mem_W0_mask_4", false,-1);
        tracep->declBit(c+10806,"ysyxSoCFull mem srams mem_W0_mask_5", false,-1);
        tracep->declBit(c+10807,"ysyxSoCFull mem srams mem_W0_mask_6", false,-1);
        tracep->declBit(c+10808,"ysyxSoCFull mem srams mem_W0_mask_7", false,-1);
        tracep->declBit(c+10809,"ysyxSoCFull mem srams r_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+10810,"ysyxSoCFull mem srams r_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+10811,"ysyxSoCFull mem srams r_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+10812,"ysyxSoCFull mem srams r_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10813,"ysyxSoCFull mem srams r_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+10814,"ysyxSoCFull mem srams r_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+10815,"ysyxSoCFull mem srams r_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+10816,"ysyxSoCFull mem srams r_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10817,"ysyxSoCFull mem srams r_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+10818,"ysyxSoCFull mem srams r_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+10819,"ysyxSoCFull mem srams r_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10820,"ysyxSoCFull mem srams r_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+10821,"ysyxSoCFull mem srams r_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+10822,"ysyxSoCFull mem srams r_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+10823,"ysyxSoCFull mem srams r_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+10824,"ysyxSoCFull mem srams r_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+10825,"ysyxSoCFull mem srams r_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+10826,"ysyxSoCFull mem srams r_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10827,"ysyxSoCFull mem srams r_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+10828,"ysyxSoCFull mem srams r_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+10829,"ysyxSoCFull mem srams r_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+10830,"ysyxSoCFull mem srams r_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10831,"ysyxSoCFull mem srams r_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+10832,"ysyxSoCFull mem srams r_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+10833,"ysyxSoCFull mem srams r_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10834,"ysyxSoCFull mem srams r_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+10835,"ysyxSoCFull mem srams r_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+10836,"ysyxSoCFull mem srams r_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+10837,"ysyxSoCFull mem srams r_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+10838,"ysyxSoCFull mem srams r_addr_lo", false,-1, 13,0);
        tracep->declBus(c+10839,"ysyxSoCFull mem srams r_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+10840,"ysyxSoCFull mem srams r_addr_hi", false,-1, 13,0);
        tracep->declBit(c+10841,"ysyxSoCFull mem srams w_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+10842,"ysyxSoCFull mem srams w_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+10843,"ysyxSoCFull mem srams w_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+10844,"ysyxSoCFull mem srams w_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10845,"ysyxSoCFull mem srams w_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+10846,"ysyxSoCFull mem srams w_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+10847,"ysyxSoCFull mem srams w_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+10848,"ysyxSoCFull mem srams w_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10849,"ysyxSoCFull mem srams w_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+10850,"ysyxSoCFull mem srams w_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+10851,"ysyxSoCFull mem srams w_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10852,"ysyxSoCFull mem srams w_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+10853,"ysyxSoCFull mem srams w_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+10854,"ysyxSoCFull mem srams w_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+10855,"ysyxSoCFull mem srams w_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+10856,"ysyxSoCFull mem srams w_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+10857,"ysyxSoCFull mem srams w_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+10858,"ysyxSoCFull mem srams w_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10859,"ysyxSoCFull mem srams w_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+10860,"ysyxSoCFull mem srams w_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+10861,"ysyxSoCFull mem srams w_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+10862,"ysyxSoCFull mem srams w_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10863,"ysyxSoCFull mem srams w_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+10864,"ysyxSoCFull mem srams w_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+10865,"ysyxSoCFull mem srams w_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10866,"ysyxSoCFull mem srams w_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+10867,"ysyxSoCFull mem srams w_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+10868,"ysyxSoCFull mem srams w_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+10869,"ysyxSoCFull mem srams w_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+10870,"ysyxSoCFull mem srams w_addr_lo", false,-1, 13,0);
        tracep->declBus(c+10871,"ysyxSoCFull mem srams w_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+10872,"ysyxSoCFull mem srams w_addr_hi", false,-1, 13,0);
        tracep->declBit(c+10873,"ysyxSoCFull mem srams r_sel0", false,-1);
        tracep->declBit(c+10874,"ysyxSoCFull mem srams w_sel0", false,-1);
        tracep->declBit(c+10756,"ysyxSoCFull mem srams w_full", false,-1);
        tracep->declBus(c+10757,"ysyxSoCFull mem srams w_id", false,-1, 3,0);
        tracep->declBit(c+10759,"ysyxSoCFull mem srams w_echo_real_last", false,-1);
        tracep->declBit(c+10875,"ysyxSoCFull mem srams r_sel1", false,-1);
        tracep->declBit(c+10876,"ysyxSoCFull mem srams w_sel1", false,-1);
        tracep->declBit(c+10745,"ysyxSoCFull mem srams in_awready", false,-1);
        tracep->declBit(c+10766,"ysyxSoCFull mem srams r_full", false,-1);
        tracep->declBus(c+10767,"ysyxSoCFull mem srams r_id", false,-1, 3,0);
        tracep->declBit(c+10771,"ysyxSoCFull mem srams r_echo_real_last", false,-1);
        tracep->declBit(c+10877,"ysyxSoCFull mem srams in_arready", false,-1);
        tracep->declBit(c+10878,"ysyxSoCFull mem srams rdata_REG", false,-1);
        tracep->declBus(c+10879,"ysyxSoCFull mem srams rdata_r0", false,-1, 7,0);
        tracep->declBus(c+10880,"ysyxSoCFull mem srams rdata_r1", false,-1, 7,0);
        tracep->declBus(c+10881,"ysyxSoCFull mem srams rdata_r2", false,-1, 7,0);
        tracep->declBus(c+10882,"ysyxSoCFull mem srams rdata_r3", false,-1, 7,0);
        tracep->declBus(c+10883,"ysyxSoCFull mem srams rdata_r4", false,-1, 7,0);
        tracep->declBus(c+10884,"ysyxSoCFull mem srams rdata_r5", false,-1, 7,0);
        tracep->declBus(c+10885,"ysyxSoCFull mem srams rdata_r6", false,-1, 7,0);
        tracep->declBus(c+10886,"ysyxSoCFull mem srams rdata_r7", false,-1, 7,0);
        tracep->declBus(c+10887,"ysyxSoCFull mem srams bundleIn_0_rdata_lo", false,-1, 31,0);
        tracep->declBus(c+10888,"ysyxSoCFull mem srams bundleIn_0_rdata_hi", false,-1, 31,0);
        tracep->declBus(c+10781,"ysyxSoCFull mem srams mem R0_addr", false,-1, 27,0);
        tracep->declBit(c+10782,"ysyxSoCFull mem srams mem R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem srams mem R0_clk", false,-1);
        tracep->declBus(c+10783,"ysyxSoCFull mem srams mem R0_data_0", false,-1, 7,0);
        tracep->declBus(c+10784,"ysyxSoCFull mem srams mem R0_data_1", false,-1, 7,0);
        tracep->declBus(c+10785,"ysyxSoCFull mem srams mem R0_data_2", false,-1, 7,0);
        tracep->declBus(c+10786,"ysyxSoCFull mem srams mem R0_data_3", false,-1, 7,0);
        tracep->declBus(c+10787,"ysyxSoCFull mem srams mem R0_data_4", false,-1, 7,0);
        tracep->declBus(c+10788,"ysyxSoCFull mem srams mem R0_data_5", false,-1, 7,0);
        tracep->declBus(c+10789,"ysyxSoCFull mem srams mem R0_data_6", false,-1, 7,0);
        tracep->declBus(c+10790,"ysyxSoCFull mem srams mem R0_data_7", false,-1, 7,0);
        tracep->declBus(c+10791,"ysyxSoCFull mem srams mem W0_addr", false,-1, 27,0);
        tracep->declBit(c+10792,"ysyxSoCFull mem srams mem W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem srams mem W0_clk", false,-1);
        tracep->declBus(c+10793,"ysyxSoCFull mem srams mem W0_data_0", false,-1, 7,0);
        tracep->declBus(c+10794,"ysyxSoCFull mem srams mem W0_data_1", false,-1, 7,0);
        tracep->declBus(c+10795,"ysyxSoCFull mem srams mem W0_data_2", false,-1, 7,0);
        tracep->declBus(c+10796,"ysyxSoCFull mem srams mem W0_data_3", false,-1, 7,0);
        tracep->declBus(c+10797,"ysyxSoCFull mem srams mem W0_data_4", false,-1, 7,0);
        tracep->declBus(c+10798,"ysyxSoCFull mem srams mem W0_data_5", false,-1, 7,0);
        tracep->declBus(c+10799,"ysyxSoCFull mem srams mem W0_data_6", false,-1, 7,0);
        tracep->declBus(c+10800,"ysyxSoCFull mem srams mem W0_data_7", false,-1, 7,0);
        tracep->declBit(c+10801,"ysyxSoCFull mem srams mem W0_mask_0", false,-1);
        tracep->declBit(c+10802,"ysyxSoCFull mem srams mem W0_mask_1", false,-1);
        tracep->declBit(c+10803,"ysyxSoCFull mem srams mem W0_mask_2", false,-1);
        tracep->declBit(c+10804,"ysyxSoCFull mem srams mem W0_mask_3", false,-1);
        tracep->declBit(c+10805,"ysyxSoCFull mem srams mem W0_mask_4", false,-1);
        tracep->declBit(c+10806,"ysyxSoCFull mem srams mem W0_mask_5", false,-1);
        tracep->declBit(c+10807,"ysyxSoCFull mem srams mem W0_mask_6", false,-1);
        tracep->declBit(c+10808,"ysyxSoCFull mem srams mem W0_mask_7", false,-1);
        tracep->declBus(c+10781,"ysyxSoCFull mem srams mem mem_ext_R0_addr", false,-1, 27,0);
        tracep->declBit(c+10782,"ysyxSoCFull mem srams mem mem_ext_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem srams mem mem_ext_R0_clk", false,-1);
        tracep->declQuad(c+10889,"ysyxSoCFull mem srams mem mem_ext_R0_data", false,-1, 63,0);
        tracep->declBus(c+10791,"ysyxSoCFull mem srams mem mem_ext_W0_addr", false,-1, 27,0);
        tracep->declBit(c+10792,"ysyxSoCFull mem srams mem mem_ext_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem srams mem mem_ext_W0_clk", false,-1);
        tracep->declQuad(c+10752,"ysyxSoCFull mem srams mem mem_ext_W0_data", false,-1, 63,0);
        tracep->declBus(c+10754,"ysyxSoCFull mem srams mem mem_ext_W0_mask", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull mem srams mem mem_ext W0_clk", false,-1);
        tracep->declBus(c+10791,"ysyxSoCFull mem srams mem mem_ext W0_addr", false,-1, 27,0);
        tracep->declBit(c+10792,"ysyxSoCFull mem srams mem mem_ext W0_en", false,-1);
        tracep->declQuad(c+10752,"ysyxSoCFull mem srams mem mem_ext W0_data", false,-1, 63,0);
        tracep->declBus(c+10754,"ysyxSoCFull mem srams mem mem_ext W0_mask", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull mem srams mem mem_ext R0_clk", false,-1);
        tracep->declBus(c+10781,"ysyxSoCFull mem srams mem mem_ext R0_addr", false,-1, 27,0);
        tracep->declBit(c+10782,"ysyxSoCFull mem srams mem mem_ext R0_en", false,-1);
        tracep->declQuad(c+10889,"ysyxSoCFull mem srams mem mem_ext R0_data", false,-1, 63,0);
        tracep->declBit(c+10891,"ysyxSoCFull mem srams mem mem_ext reg_R0_ren", false,-1);
        tracep->declBus(c+10892,"ysyxSoCFull mem srams mem mem_ext reg_R0_addr", false,-1, 27,0);
        tracep->declBus(c+20916,"ysyxSoCFull mem srams mem mem_ext i", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4xbar clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4xbar reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull mem axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull mem axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull mem axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull mem axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull mem axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar auto_out_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull mem axi4xbar auto_out_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4xbar auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4xbar auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4xbar auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4xbar auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar auto_out_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4xbar auto_out_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull mem axi4xbar auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull mem axi4xbar auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull mem axi4xbar auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar auto_out_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull mem axi4xbar auto_out_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4xbar auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4xbar auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4xbar auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4xbar auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf reset", false,-1);
        tracep->declBit(c+10772,"ysyxSoCFull mem axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+20288,"ysyxSoCFull mem axi4buf auto_in_awvalid", false,-1);
        tracep->declBus(c+17889,"ysyxSoCFull mem axi4buf auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20289,"ysyxSoCFull mem axi4buf auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+20290,"ysyxSoCFull mem axi4buf auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+10773,"ysyxSoCFull mem axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+20291,"ysyxSoCFull mem axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+17890,"ysyxSoCFull mem axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17892,"ysyxSoCFull mem axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+10774,"ysyxSoCFull mem axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+10775,"ysyxSoCFull mem axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+10776,"ysyxSoCFull mem axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+10777,"ysyxSoCFull mem axi4buf auto_in_becho_real_last", false,-1);
        tracep->declBit(c+10778,"ysyxSoCFull mem axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+20292,"ysyxSoCFull mem axi4buf auto_in_arvalid", false,-1);
        tracep->declBus(c+17893,"ysyxSoCFull mem axi4buf auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20293,"ysyxSoCFull mem axi4buf auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+20294,"ysyxSoCFull mem axi4buf auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+10779,"ysyxSoCFull mem axi4buf auto_in_recho_real_last", false,-1);
        tracep->declBit(c+10780,"ysyxSoCFull mem axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+10745,"ysyxSoCFull mem axi4buf auto_out_awready", false,-1);
        tracep->declBit(c+10746,"ysyxSoCFull mem axi4buf auto_out_awvalid", false,-1);
        tracep->declBus(c+10747,"ysyxSoCFull mem axi4buf auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+10748,"ysyxSoCFull mem axi4buf auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+10749,"ysyxSoCFull mem axi4buf auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+10750,"ysyxSoCFull mem axi4buf auto_out_wready", false,-1);
        tracep->declBit(c+10751,"ysyxSoCFull mem axi4buf auto_out_wvalid", false,-1);
        tracep->declQuad(c+10752,"ysyxSoCFull mem axi4buf auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+10754,"ysyxSoCFull mem axi4buf auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+10755,"ysyxSoCFull mem axi4buf auto_out_bready", false,-1);
        tracep->declBit(c+10756,"ysyxSoCFull mem axi4buf auto_out_bvalid", false,-1);
        tracep->declBus(c+10757,"ysyxSoCFull mem axi4buf auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+10758,"ysyxSoCFull mem axi4buf auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+10759,"ysyxSoCFull mem axi4buf auto_out_becho_real_last", false,-1);
        tracep->declBit(c+10760,"ysyxSoCFull mem axi4buf auto_out_arready", false,-1);
        tracep->declBit(c+10761,"ysyxSoCFull mem axi4buf auto_out_arvalid", false,-1);
        tracep->declBus(c+10762,"ysyxSoCFull mem axi4buf auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+10763,"ysyxSoCFull mem axi4buf auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+10764,"ysyxSoCFull mem axi4buf auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+10765,"ysyxSoCFull mem axi4buf auto_out_rready", false,-1);
        tracep->declBit(c+10766,"ysyxSoCFull mem axi4buf auto_out_rvalid", false,-1);
        tracep->declBus(c+10767,"ysyxSoCFull mem axi4buf auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+10768,"ysyxSoCFull mem axi4buf auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+10770,"ysyxSoCFull mem axi4buf auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+10771,"ysyxSoCFull mem axi4buf auto_out_recho_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+10772,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+20288,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBus(c+17889,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20289,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+20290,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10745,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_ready", false,-1);
        tracep->declBit(c+10746,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_valid", false,-1);
        tracep->declBus(c+10747,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10748,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+10749,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+10773,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+20291,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+17890,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17892,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+10750,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+10751,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+10752,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10754,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+10755,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+10756,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_valid", false,-1);
        tracep->declBus(c+10757,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10758,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10759,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10774,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+10775,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10776,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10777,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+10778,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+20292,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBus(c+17893,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20293,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+20294,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10760,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_ready", false,-1);
        tracep->declBit(c+10761,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_valid", false,-1);
        tracep->declBus(c+10762,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10763,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+10764,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+10765,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_ready", false,-1);
        tracep->declBit(c+10766,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_valid", false,-1);
        tracep->declBus(c+10767,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10768,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10770,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10771,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10779,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10780,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+10772,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+20288,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBus(c+17889,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20289,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+20290,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10745,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_ready", false,-1);
        tracep->declBit(c+10746,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_valid", false,-1);
        tracep->declBus(c+10747,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10748,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+10749,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10893+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10747,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10895,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17889,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10896,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10897+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+10748,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+10895,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20289,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+10896,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+10899+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+10749,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+10895,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20290,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+10896,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+10896,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+10895,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq value_1", false,-1);
        tracep->declBit(c+10901,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+10902,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+10903,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq empty", false,-1);
        tracep->declBit(c+10904,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+20295,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+10905,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+10773,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+20291,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+17890,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17892,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+10750,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+10751,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+10752,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10754,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10906+i*2,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10752,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+10910,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+17890,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+10911,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17895,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10912+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+10754,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+10910,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17892,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+10911,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+17895,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+10911,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+10910,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+10914,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+10915,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+10916,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+10917,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+20296,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+10918,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+10755,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+10756,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_valid", false,-1);
        tracep->declBus(c+10757,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10758,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10759,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10774,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+10775,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10776,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10777,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10919+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10921,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+10757,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10922,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+10923,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10924+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+10776,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+10921,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+10758,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+10922,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+10923,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+10926+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+10777,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+10921,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+10759,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+10922,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+10923,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+10922,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq value", false,-1);
        tracep->declBit(c+10921,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+10928,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq maybe_full", false,-1);
        tracep->declBit(c+10929,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+10930,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq empty", false,-1);
        tracep->declBit(c+10931,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq full", false,-1);
        tracep->declBit(c+10932,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq do_enq", false,-1);
        tracep->declBit(c+10933,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+10778,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+20292,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBus(c+17893,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20293,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+20294,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10760,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_ready", false,-1);
        tracep->declBit(c+10761,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_valid", false,-1);
        tracep->declBus(c+10762,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10763,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+10764,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10934+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10762,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10936,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17893,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10937,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17896,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10938+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+10763,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+10936,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20293,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+10937,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+17896,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+10940+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+10764,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+10936,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20294,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+10937,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17896,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+10937,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+10936,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq value_1", false,-1);
        tracep->declBit(c+10942,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+10943,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+10944,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq empty", false,-1);
        tracep->declBit(c+10945,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+20297,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+10946,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+10765,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_ready", false,-1);
        tracep->declBit(c+10766,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_valid", false,-1);
        tracep->declBus(c+10767,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10768,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10770,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10771,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10779,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10780,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10947+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10949,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+10767,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10950,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+10951,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10952+i*2,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+10949,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+10768,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+10950,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+10951,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10956+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+10949,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+10770,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+10950,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+10951,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+10958+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+10779,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+10949,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+10771,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+10950,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+10951,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+10960+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+10780,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+10949,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+10950,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+10951,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+10950,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq value", false,-1);
        tracep->declBit(c+10949,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+10962,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq maybe_full", false,-1);
        tracep->declBit(c+10963,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+10964,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq empty", false,-1);
        tracep->declBit(c+10965,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq full", false,-1);
        tracep->declBit(c+10966,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq do_enq", false,-1);
        tracep->declBit(c+10967,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4frag clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4frag reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull mem axi4frag auto_in_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4frag auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull mem axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull mem axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull mem axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4frag auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull mem axi4frag auto_in_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4frag auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+10772,"ysyxSoCFull mem axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+20288,"ysyxSoCFull mem axi4frag auto_out_awvalid", false,-1);
        tracep->declBus(c+17889,"ysyxSoCFull mem axi4frag auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20289,"ysyxSoCFull mem axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+20290,"ysyxSoCFull mem axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+10773,"ysyxSoCFull mem axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+20291,"ysyxSoCFull mem axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+17890,"ysyxSoCFull mem axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17892,"ysyxSoCFull mem axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+10774,"ysyxSoCFull mem axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+10775,"ysyxSoCFull mem axi4frag auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+10776,"ysyxSoCFull mem axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+10777,"ysyxSoCFull mem axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+10778,"ysyxSoCFull mem axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+20292,"ysyxSoCFull mem axi4frag auto_out_arvalid", false,-1);
        tracep->declBus(c+17893,"ysyxSoCFull mem axi4frag auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20293,"ysyxSoCFull mem axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+20294,"ysyxSoCFull mem axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+10779,"ysyxSoCFull mem axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+10780,"ysyxSoCFull mem axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4frag deq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4frag deq_reset", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull mem axi4frag deq_io_enq_valid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4frag deq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+20298,"ysyxSoCFull mem axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+20292,"ysyxSoCFull mem axi4frag deq_io_deq_valid", false,-1);
        tracep->declBus(c+17893,"ysyxSoCFull mem axi4frag deq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20299,"ysyxSoCFull mem axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20300,"ysyxSoCFull mem axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20301,"ysyxSoCFull mem axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10968,"ysyxSoCFull mem axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull mem axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+20302,"ysyxSoCFull mem axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+20303,"ysyxSoCFull mem axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBus(c+17889,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20304,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20305,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20306,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10969,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+20307,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+20308,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+17890,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17892,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17897,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+10970,"ysyxSoCFull mem axi4frag busy", false,-1);
        tracep->declBus(c+10971,"ysyxSoCFull mem axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+10972,"ysyxSoCFull mem axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+20300,"ysyxSoCFull mem axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+20309,"ysyxSoCFull mem axi4frag len", false,-1, 7,0);
        tracep->declBus(c+20299,"ysyxSoCFull mem axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20310,"ysyxSoCFull mem axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+10968,"ysyxSoCFull mem axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+10973,"ysyxSoCFull mem axi4frag fixed", false,-1);
        tracep->declBus(c+20301,"ysyxSoCFull mem axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBus(c+20311,"ysyxSoCFull mem axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+20312,"ysyxSoCFull mem axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+20294,"ysyxSoCFull mem axi4frag ar_last", false,-1);
        tracep->declBit(c+20292,"ysyxSoCFull mem axi4frag irr_valid", false,-1);
        tracep->declBit(c+10974,"ysyxSoCFull mem axi4frag busy_1", false,-1);
        tracep->declBus(c+10975,"ysyxSoCFull mem axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+10976,"ysyxSoCFull mem axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+20305,"ysyxSoCFull mem axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+20313,"ysyxSoCFull mem axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+20304,"ysyxSoCFull mem axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20314,"ysyxSoCFull mem axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+10969,"ysyxSoCFull mem axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+10977,"ysyxSoCFull mem axi4frag fixed_1", false,-1);
        tracep->declBus(c+20306,"ysyxSoCFull mem axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBus(c+20315,"ysyxSoCFull mem axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+20316,"ysyxSoCFull mem axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+20290,"ysyxSoCFull mem axi4frag aw_last", false,-1);
        tracep->declBus(c+10978,"ysyxSoCFull mem axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+10979,"ysyxSoCFull mem axi4frag w_idle", false,-1);
        tracep->declBit(c+10980,"ysyxSoCFull mem axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+10981,"ysyxSoCFull mem axi4frag in_awready", false,-1);
        tracep->declBit(c+20303,"ysyxSoCFull mem axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+20317,"ysyxSoCFull mem axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+17898,"ysyxSoCFull mem axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull mem axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+17900,"ysyxSoCFull mem axi4frag w_last", false,-1);
        tracep->declBit(c+20308,"ysyxSoCFull mem axi4frag in_wvalid", false,-1);
        tracep->declBit(c+17901,"ysyxSoCFull mem axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+17897,"ysyxSoCFull mem axi4frag in_wlast", false,-1);
        tracep->declBit(c+10774,"ysyxSoCFull mem axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+10982,"ysyxSoCFull mem axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+10983,"ysyxSoCFull mem axi4frag error_1", false,-1, 1,0);
        tracep->declBus(c+10984,"ysyxSoCFull mem axi4frag error_2", false,-1, 1,0);
        tracep->declBus(c+10985,"ysyxSoCFull mem axi4frag error_3", false,-1, 1,0);
        tracep->declBus(c+10986,"ysyxSoCFull mem axi4frag error_4", false,-1, 1,0);
        tracep->declBus(c+10987,"ysyxSoCFull mem axi4frag error_5", false,-1, 1,0);
        tracep->declBus(c+10988,"ysyxSoCFull mem axi4frag error_6", false,-1, 1,0);
        tracep->declBus(c+10989,"ysyxSoCFull mem axi4frag error_7", false,-1, 1,0);
        tracep->declBus(c+10990,"ysyxSoCFull mem axi4frag error_8", false,-1, 1,0);
        tracep->declBus(c+10991,"ysyxSoCFull mem axi4frag error_9", false,-1, 1,0);
        tracep->declBus(c+10992,"ysyxSoCFull mem axi4frag error_10", false,-1, 1,0);
        tracep->declBus(c+10993,"ysyxSoCFull mem axi4frag error_11", false,-1, 1,0);
        tracep->declBus(c+10994,"ysyxSoCFull mem axi4frag error_12", false,-1, 1,0);
        tracep->declBus(c+10995,"ysyxSoCFull mem axi4frag error_13", false,-1, 1,0);
        tracep->declBus(c+10996,"ysyxSoCFull mem axi4frag error_14", false,-1, 1,0);
        tracep->declBus(c+10997,"ysyxSoCFull mem axi4frag error_15", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4frag deq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4frag deq reset", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull mem axi4frag deq io_enq_valid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4frag deq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+20298,"ysyxSoCFull mem axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+20292,"ysyxSoCFull mem axi4frag deq io_deq_valid", false,-1);
        tracep->declBus(c+17893,"ysyxSoCFull mem axi4frag deq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20299,"ysyxSoCFull mem axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20300,"ysyxSoCFull mem axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20301,"ysyxSoCFull mem axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10968,"ysyxSoCFull mem axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10998+i*1,"ysyxSoCFull mem axi4frag deq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10999,"ysyxSoCFull mem axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17902,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11000+i*1,"ysyxSoCFull mem axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+11001,"ysyxSoCFull mem axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+17902,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11002+i*1,"ysyxSoCFull mem axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+11003,"ysyxSoCFull mem axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+17902,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11004+i*1,"ysyxSoCFull mem axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+11005,"ysyxSoCFull mem axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17902,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11006+i*1,"ysyxSoCFull mem axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+11007,"ysyxSoCFull mem axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+17902,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+11008,"ysyxSoCFull mem axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq empty", false,-1);
        tracep->declBit(c+17902,"ysyxSoCFull mem axi4frag deq do_enq", false,-1);
        tracep->declBit(c+17903,"ysyxSoCFull mem axi4frag deq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull mem axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+20302,"ysyxSoCFull mem axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+20303,"ysyxSoCFull mem axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBus(c+17889,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20304,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20305,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20306,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10969,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11009+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+11010,"ysyxSoCFull mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17904,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11011+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+11012,"ysyxSoCFull mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19807,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+17904,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11013+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+11014,"ysyxSoCFull mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19808,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+17904,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11015+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+11016,"ysyxSoCFull mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19809,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17904,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11017+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+11018,"ysyxSoCFull mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+17904,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+11019,"ysyxSoCFull mem axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+17904,"ysyxSoCFull mem axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+17905,"ysyxSoCFull mem axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull mem axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+20307,"ysyxSoCFull mem axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+20308,"ysyxSoCFull mem axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+17890,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17892,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17897,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+11020+i*2,"ysyxSoCFull mem axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11022,"ysyxSoCFull mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17906,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11024+i*1,"ysyxSoCFull mem axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+11025,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19813,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+17906,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11026+i*1,"ysyxSoCFull mem axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+11027,"ysyxSoCFull mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17365,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+17906,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+11028,"ysyxSoCFull mem axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+17906,"ysyxSoCFull mem axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+17907,"ysyxSoCFull mem axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash clk", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull spiFlash cs", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull spiFlash mosi", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull spiFlash miso", false,-1);
        tracep->declBit(c+40,"ysyxSoCFull spiFlash reset", false,-1);
        tracep->declBus(c+18977,"ysyxSoCFull spiFlash state", false,-1, 2,0);
        tracep->declBus(c+18978,"ysyxSoCFull spiFlash counter", false,-1, 7,0);
        tracep->declBus(c+18979,"ysyxSoCFull spiFlash cmd", false,-1, 7,0);
        tracep->declBus(c+18980,"ysyxSoCFull spiFlash addr", false,-1, 21,0);
        tracep->declQuad(c+18981,"ysyxSoCFull spiFlash data", false,-1, 63,0);
        tracep->declBit(c+18983,"ysyxSoCFull spiFlash ren", false,-1);
        tracep->declQuad(c+20805,"ysyxSoCFull spiFlash rdata", false,-1, 63,0);
        tracep->declQuad(c+18984,"ysyxSoCFull spiFlash raddr", false,-1, 63,0);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash flashRead clock", false,-1);
        tracep->declBit(c+18983,"ysyxSoCFull spiFlash flashRead ren", false,-1);
        tracep->declQuad(c+18984,"ysyxSoCFull spiFlash flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+20805,"ysyxSoCFull spiFlash flashRead data", false,-1, 63,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster xbar_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster xbar_1 reset", false,-1);
        tracep->declBit(c+19097,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19106,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19107,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19108,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+182,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+183,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+184,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19110,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19112,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19113,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19114,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16824,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16825,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19115,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+16826,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19116,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+19421,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19423,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19424,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19426,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19427,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19428,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17190,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+11029,"ysyxSoCFull asic chipMaster xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+11030,"ysyxSoCFull asic chipMaster xbar_1 idle", false,-1);
        tracep->declBus(c+19429,"ysyxSoCFull asic chipMaster xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+11031,"ysyxSoCFull asic chipMaster xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+17191,"ysyxSoCFull asic chipMaster xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+19430,"ysyxSoCFull asic chipMaster xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+19431,"ysyxSoCFull asic chipMaster xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+19432,"ysyxSoCFull asic chipMaster xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+19433,"ysyxSoCFull asic chipMaster xbar_1 readys_0", false,-1);
        tracep->declBit(c+19434,"ysyxSoCFull asic chipMaster xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+11032,"ysyxSoCFull asic chipMaster xbar_1 state_0", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull asic chipMaster xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+19436,"ysyxSoCFull asic chipMaster xbar_1 readys_1", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull asic chipMaster xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+11033,"ysyxSoCFull asic chipMaster xbar_1 state_1", false,-1);
        tracep->declBit(c+19438,"ysyxSoCFull asic chipMaster xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+11034,"ysyxSoCFull asic chipMaster xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+11035,"ysyxSoCFull asic chipMaster xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+19439,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+19440,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+19441,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+11036,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+11037,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+11038,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+19442,"ysyxSoCFull asic chipMaster xbar_1 latch", false,-1);
        tracep->declBus(c+19443,"ysyxSoCFull asic chipMaster xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+17192,"ysyxSoCFull asic chipMaster xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+17193,"ysyxSoCFull asic chipMaster xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+17194,"ysyxSoCFull asic chipMaster xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+17195,"ysyxSoCFull asic chipMaster xbar_1 allowed_0", false,-1);
        tracep->declBit(c+17196,"ysyxSoCFull asic chipMaster xbar_1 allowed_1", false,-1);
        tracep->declBus(c+17197,"ysyxSoCFull asic chipMaster xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster xbar_1 monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster xbar_1 monitor reset", false,-1);
        tracep->declBit(c+19421,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19423,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19424,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19426,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19427,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19428,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17190,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+11039,"ysyxSoCFull asic chipMaster xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+11040,"ysyxSoCFull asic chipMaster xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11041,"ysyxSoCFull asic chipMaster xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+11042,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+11043,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+11044,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+11045,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+11046,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+11047,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+11048,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+11049,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+11050,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11051,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+11052,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+11053,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+11054,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+11055,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+11056,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+11057,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+11058,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+11059,"ysyxSoCFull asic chipMaster xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+19444,"ysyxSoCFull asic chipMaster xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull asic chipMaster xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+11060,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11062,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+11063,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11064,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+11065,"ysyxSoCFull asic chipMaster xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11066,"ysyxSoCFull asic chipMaster xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+11067,"ysyxSoCFull asic chipMaster xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+11068,"ysyxSoCFull asic chipMaster xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+19446,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11069,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+11070,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11071,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+11072,"ysyxSoCFull asic chipMaster xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+11073,"ysyxSoCFull asic chipMaster xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+11074,"ysyxSoCFull asic chipMaster xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+11075,"ysyxSoCFull asic chipMaster xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+11076,"ysyxSoCFull asic chipMaster xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+11077,"ysyxSoCFull asic chipMaster xbar_1 monitor denied", false,-1);
        tracep->declBus(c+11078,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+11079,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+11081,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+11083,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11084,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11085,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+11086,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11087,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11088,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+17198,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17199,"ysyxSoCFull asic chipMaster xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17200,"ysyxSoCFull asic chipMaster xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17201,"ysyxSoCFull asic chipMaster xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17202,"ysyxSoCFull asic chipMaster xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19448,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17203,"ysyxSoCFull asic chipMaster xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17204,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19449,"ysyxSoCFull asic chipMaster xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17206,"ysyxSoCFull asic chipMaster xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+11089,"ysyxSoCFull asic chipMaster xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+11090,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+11091,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+11093,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+11094,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+11095,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+17208,"ysyxSoCFull asic chipMaster xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17209,"ysyxSoCFull asic chipMaster xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17210,"ysyxSoCFull asic chipMaster xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+11096,"ysyxSoCFull asic chipMaster xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga xbar_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga xbar_1 reset", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull fpga xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+5413,"ysyxSoCFull fpga xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19842,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19843,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5420,"ysyxSoCFull fpga xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+5421,"ysyxSoCFull fpga xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5422,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19844,"ysyxSoCFull fpga xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+5423,"ysyxSoCFull fpga xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+5424,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5425,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5426,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+5427,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+5428,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+5429,"ysyxSoCFull fpga xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19846,"ysyxSoCFull fpga xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19848,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19849,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19850,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17366,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19851,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+17368,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19852,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+20318,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+5413,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+20319,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+20320,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20321,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20322,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20323,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20324,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20325,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17908,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+11097,"ysyxSoCFull fpga xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+11098,"ysyxSoCFull fpga xbar_1 idle", false,-1);
        tracep->declBus(c+20326,"ysyxSoCFull fpga xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+11099,"ysyxSoCFull fpga xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+17909,"ysyxSoCFull fpga xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+20327,"ysyxSoCFull fpga xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+20328,"ysyxSoCFull fpga xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+20329,"ysyxSoCFull fpga xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+20330,"ysyxSoCFull fpga xbar_1 readys_0", false,-1);
        tracep->declBit(c+20331,"ysyxSoCFull fpga xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+11100,"ysyxSoCFull fpga xbar_1 state_0", false,-1);
        tracep->declBit(c+20332,"ysyxSoCFull fpga xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+20333,"ysyxSoCFull fpga xbar_1 readys_1", false,-1);
        tracep->declBit(c+20334,"ysyxSoCFull fpga xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+11101,"ysyxSoCFull fpga xbar_1 state_1", false,-1);
        tracep->declBit(c+20335,"ysyxSoCFull fpga xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+11102,"ysyxSoCFull fpga xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+11103,"ysyxSoCFull fpga xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+20336,"ysyxSoCFull fpga xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+20337,"ysyxSoCFull fpga xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+20338,"ysyxSoCFull fpga xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+11104,"ysyxSoCFull fpga xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+11105,"ysyxSoCFull fpga xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+11106,"ysyxSoCFull fpga xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+20339,"ysyxSoCFull fpga xbar_1 latch", false,-1);
        tracep->declBus(c+20340,"ysyxSoCFull fpga xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+17910,"ysyxSoCFull fpga xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+17911,"ysyxSoCFull fpga xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+17912,"ysyxSoCFull fpga xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+17913,"ysyxSoCFull fpga xbar_1 allowed_0", false,-1);
        tracep->declBit(c+17914,"ysyxSoCFull fpga xbar_1 allowed_1", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull fpga xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga xbar_1 monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga xbar_1 monitor reset", false,-1);
        tracep->declBit(c+20318,"ysyxSoCFull fpga xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+5413,"ysyxSoCFull fpga xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+20319,"ysyxSoCFull fpga xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+20320,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20321,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20322,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20323,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20324,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20325,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17908,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+11107,"ysyxSoCFull fpga xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+11108,"ysyxSoCFull fpga xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11109,"ysyxSoCFull fpga xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+11110,"ysyxSoCFull fpga xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+11111,"ysyxSoCFull fpga xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+11112,"ysyxSoCFull fpga xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+11113,"ysyxSoCFull fpga xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+11114,"ysyxSoCFull fpga xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+11115,"ysyxSoCFull fpga xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+11116,"ysyxSoCFull fpga xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+11117,"ysyxSoCFull fpga xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+11118,"ysyxSoCFull fpga xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11119,"ysyxSoCFull fpga xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+11120,"ysyxSoCFull fpga xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+11121,"ysyxSoCFull fpga xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+11122,"ysyxSoCFull fpga xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+11123,"ysyxSoCFull fpga xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+11124,"ysyxSoCFull fpga xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+11125,"ysyxSoCFull fpga xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+11126,"ysyxSoCFull fpga xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+11127,"ysyxSoCFull fpga xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+20341,"ysyxSoCFull fpga xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+20342,"ysyxSoCFull fpga xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+11128,"ysyxSoCFull fpga xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11129,"ysyxSoCFull fpga xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11130,"ysyxSoCFull fpga xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+11131,"ysyxSoCFull fpga xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11132,"ysyxSoCFull fpga xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+11133,"ysyxSoCFull fpga xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11134,"ysyxSoCFull fpga xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+11135,"ysyxSoCFull fpga xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+11136,"ysyxSoCFull fpga xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+20343,"ysyxSoCFull fpga xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+20344,"ysyxSoCFull fpga xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11137,"ysyxSoCFull fpga xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+11138,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11139,"ysyxSoCFull fpga xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+11140,"ysyxSoCFull fpga xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+11141,"ysyxSoCFull fpga xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+11142,"ysyxSoCFull fpga xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+11143,"ysyxSoCFull fpga xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+11144,"ysyxSoCFull fpga xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+11145,"ysyxSoCFull fpga xbar_1 monitor denied", false,-1);
        tracep->declBus(c+11146,"ysyxSoCFull fpga xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+11147,"ysyxSoCFull fpga xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+11149,"ysyxSoCFull fpga xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+11151,"ysyxSoCFull fpga xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11152,"ysyxSoCFull fpga xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11153,"ysyxSoCFull fpga xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+11154,"ysyxSoCFull fpga xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11155,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11156,"ysyxSoCFull fpga xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull fpga xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17917,"ysyxSoCFull fpga xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17918,"ysyxSoCFull fpga xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17919,"ysyxSoCFull fpga xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17920,"ysyxSoCFull fpga xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+20345,"ysyxSoCFull fpga xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17921,"ysyxSoCFull fpga xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17922,"ysyxSoCFull fpga xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20346,"ysyxSoCFull fpga xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17924,"ysyxSoCFull fpga xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+11157,"ysyxSoCFull fpga xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+11158,"ysyxSoCFull fpga xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+11159,"ysyxSoCFull fpga xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+11161,"ysyxSoCFull fpga xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+11162,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+11163,"ysyxSoCFull fpga xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+17926,"ysyxSoCFull fpga xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17927,"ysyxSoCFull fpga xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17928,"ysyxSoCFull fpga xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+11164,"ysyxSoCFull fpga xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster ferr clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster ferr reset", false,-1);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19108,"ysyxSoCFull asic chipMaster ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+182,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+183,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster ferr monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster ferr monitor_reset", false,-1);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19108,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+11165,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+11166,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11167,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11168,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+11169,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11170,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster ferr a_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster ferr a_reset", false,-1);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+11171,"ysyxSoCFull asic chipMaster ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+11172,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11173,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+11174,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+11175,"ysyxSoCFull asic chipMaster ferr idle", false,-1);
        tracep->declBus(c+11176,"ysyxSoCFull asic chipMaster ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11177,"ysyxSoCFull asic chipMaster ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+11178,"ysyxSoCFull asic chipMaster ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+11179,"ysyxSoCFull asic chipMaster ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+11180,"ysyxSoCFull asic chipMaster ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+11181,"ysyxSoCFull asic chipMaster ferr a_last_first", false,-1);
        tracep->declBit(c+11182,"ysyxSoCFull asic chipMaster ferr a_last", false,-1);
        tracep->declBus(c+11183,"ysyxSoCFull asic chipMaster ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+11184,"ysyxSoCFull asic chipMaster ferr idle_1", false,-1);
        tracep->declBit(c+11185,"ysyxSoCFull asic chipMaster ferr da_valid", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster ferr readys_1", false,-1);
        tracep->declBit(c+11186,"ysyxSoCFull asic chipMaster ferr state_1", false,-1);
        tracep->declBit(c+11187,"ysyxSoCFull asic chipMaster ferr allowed_1", false,-1);
        tracep->declBit(c+19452,"ysyxSoCFull asic chipMaster ferr out_1_ready", false,-1);
        tracep->declBus(c+11173,"ysyxSoCFull asic chipMaster ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+11176,"ysyxSoCFull asic chipMaster ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+11188,"ysyxSoCFull asic chipMaster ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+11189,"ysyxSoCFull asic chipMaster ferr beats1_opdata", false,-1);
        tracep->declBus(c+11190,"ysyxSoCFull asic chipMaster ferr beats1", false,-1, 3,0);
        tracep->declBus(c+11191,"ysyxSoCFull asic chipMaster ferr counter", false,-1, 3,0);
        tracep->declBus(c+11192,"ysyxSoCFull asic chipMaster ferr counter1", false,-1, 3,0);
        tracep->declBit(c+11193,"ysyxSoCFull asic chipMaster ferr da_first", false,-1);
        tracep->declBit(c+11194,"ysyxSoCFull asic chipMaster ferr da_last", false,-1);
        tracep->declBit(c+17212,"ysyxSoCFull asic chipMaster ferr latch", false,-1);
        tracep->declBit(c+11185,"ysyxSoCFull asic chipMaster ferr earlyWinner_1", false,-1);
        tracep->declBit(c+11195,"ysyxSoCFull asic chipMaster ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+11196,"ysyxSoCFull asic chipMaster ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+11174,"ysyxSoCFull asic chipMaster ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster ferr monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster ferr monitor reset", false,-1);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19108,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+11165,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+11166,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11167,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11168,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+11169,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11170,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+11197,"ysyxSoCFull asic chipMaster ferr monitor source_ok", false,-1);
        tracep->declBus(c+11040,"ysyxSoCFull asic chipMaster ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11198,"ysyxSoCFull asic chipMaster ferr monitor is_aligned", false,-1);
        tracep->declBit(c+11042,"ysyxSoCFull asic chipMaster ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+11043,"ysyxSoCFull asic chipMaster ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+11044,"ysyxSoCFull asic chipMaster ferr monitor mask_size", false,-1);
        tracep->declBit(c+11199,"ysyxSoCFull asic chipMaster ferr monitor mask_bit", false,-1);
        tracep->declBit(c+11200,"ysyxSoCFull asic chipMaster ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+11201,"ysyxSoCFull asic chipMaster ferr monitor mask_acc", false,-1);
        tracep->declBit(c+11202,"ysyxSoCFull asic chipMaster ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+11203,"ysyxSoCFull asic chipMaster ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+11204,"ysyxSoCFull asic chipMaster ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11205,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+11206,"ysyxSoCFull asic chipMaster ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+11207,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+11208,"ysyxSoCFull asic chipMaster ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+11209,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+11210,"ysyxSoCFull asic chipMaster ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+11211,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+11212,"ysyxSoCFull asic chipMaster ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+11213,"ysyxSoCFull asic chipMaster ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+11214,"ysyxSoCFull asic chipMaster ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+11060,"ysyxSoCFull asic chipMaster ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11215,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+11216,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11217,"ysyxSoCFull asic chipMaster ferr monitor a_first", false,-1);
        tracep->declBus(c+11218,"ysyxSoCFull asic chipMaster ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11219,"ysyxSoCFull asic chipMaster ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+11220,"ysyxSoCFull asic chipMaster ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+11221,"ysyxSoCFull asic chipMaster ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+11222,"ysyxSoCFull asic chipMaster ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11223,"ysyxSoCFull asic chipMaster ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11224,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+11225,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11226,"ysyxSoCFull asic chipMaster ferr monitor d_first", false,-1);
        tracep->declBus(c+11227,"ysyxSoCFull asic chipMaster ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+11228,"ysyxSoCFull asic chipMaster ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+11229,"ysyxSoCFull asic chipMaster ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+11230,"ysyxSoCFull asic chipMaster ferr monitor denied", false,-1);
        tracep->declBus(c+11231,"ysyxSoCFull asic chipMaster ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+11232,"ysyxSoCFull asic chipMaster ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+11234,"ysyxSoCFull asic chipMaster ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+11236,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11237,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11238,"ysyxSoCFull asic chipMaster ferr monitor a_first_1", false,-1);
        tracep->declBus(c+11239,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11240,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11241,"ysyxSoCFull asic chipMaster ferr monitor d_first_1", false,-1);
        tracep->declBus(c+11242,"ysyxSoCFull asic chipMaster ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+11243,"ysyxSoCFull asic chipMaster ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+11244,"ysyxSoCFull asic chipMaster ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+11245,"ysyxSoCFull asic chipMaster ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+11246,"ysyxSoCFull asic chipMaster ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+17213,"ysyxSoCFull asic chipMaster ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+11247,"ysyxSoCFull asic chipMaster ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+11248,"ysyxSoCFull asic chipMaster ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+11249,"ysyxSoCFull asic chipMaster ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+11250,"ysyxSoCFull asic chipMaster ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19453,"ysyxSoCFull asic chipMaster ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+11252,"ysyxSoCFull asic chipMaster ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+11254,"ysyxSoCFull asic chipMaster ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+11255,"ysyxSoCFull asic chipMaster ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+11256,"ysyxSoCFull asic chipMaster ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+11258,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+11259,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+11260,"ysyxSoCFull asic chipMaster ferr monitor d_first_2", false,-1);
        tracep->declBus(c+17214,"ysyxSoCFull asic chipMaster ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+11261,"ysyxSoCFull asic chipMaster ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17215,"ysyxSoCFull asic chipMaster ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+11262,"ysyxSoCFull asic chipMaster ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster ferr a clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster ferr a reset", false,-1);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster ferr a io_enq_ready", false,-1);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster ferr a io_enq_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster ferr a io_deq_ready", false,-1);
        tracep->declBit(c+11171,"ysyxSoCFull asic chipMaster ferr a io_deq_valid", false,-1);
        tracep->declBus(c+11172,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11173,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+11174,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11263+i*1,"ysyxSoCFull asic chipMaster ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+11172,"ysyxSoCFull asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+11264,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11265+i*1,"ysyxSoCFull asic chipMaster ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+11173,"ysyxSoCFull asic chipMaster ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+11264,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11266+i*1,"ysyxSoCFull asic chipMaster ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+11174,"ysyxSoCFull asic chipMaster ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+11264,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+11171,"ysyxSoCFull asic chipMaster ferr a maybe_full", false,-1);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster ferr a empty", false,-1);
        tracep->declBit(c+11267,"ysyxSoCFull asic chipMaster ferr a do_enq", false,-1);
        tracep->declBit(c+17217,"ysyxSoCFull asic chipMaster ferr a do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga ferr clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga ferr reset", false,-1);
        tracep->declBit(c+5420,"ysyxSoCFull fpga ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+5421,"ysyxSoCFull fpga ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5422,"ysyxSoCFull fpga ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19844,"ysyxSoCFull fpga ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+5423,"ysyxSoCFull fpga ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+5424,"ysyxSoCFull fpga ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5425,"ysyxSoCFull fpga ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5426,"ysyxSoCFull fpga ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+5427,"ysyxSoCFull fpga ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+5428,"ysyxSoCFull fpga ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga ferr monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga ferr monitor_reset", false,-1);
        tracep->declBit(c+5420,"ysyxSoCFull fpga ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+5421,"ysyxSoCFull fpga ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5422,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19844,"ysyxSoCFull fpga ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+11268,"ysyxSoCFull fpga ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+11269,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11270,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11271,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+11272,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11273,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga ferr a_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga ferr a_reset", false,-1);
        tracep->declBit(c+5420,"ysyxSoCFull fpga ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+5421,"ysyxSoCFull fpga ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+20348,"ysyxSoCFull fpga ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+11274,"ysyxSoCFull fpga ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+11275,"ysyxSoCFull fpga ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11276,"ysyxSoCFull fpga ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+11277,"ysyxSoCFull fpga ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+11278,"ysyxSoCFull fpga ferr idle", false,-1);
        tracep->declBus(c+11279,"ysyxSoCFull fpga ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11280,"ysyxSoCFull fpga ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+11281,"ysyxSoCFull fpga ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+11282,"ysyxSoCFull fpga ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+11283,"ysyxSoCFull fpga ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+11284,"ysyxSoCFull fpga ferr a_last_first", false,-1);
        tracep->declBit(c+11285,"ysyxSoCFull fpga ferr a_last", false,-1);
        tracep->declBus(c+11286,"ysyxSoCFull fpga ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+11287,"ysyxSoCFull fpga ferr idle_1", false,-1);
        tracep->declBit(c+11288,"ysyxSoCFull fpga ferr da_valid", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga ferr readys_1", false,-1);
        tracep->declBit(c+11289,"ysyxSoCFull fpga ferr state_1", false,-1);
        tracep->declBit(c+11290,"ysyxSoCFull fpga ferr allowed_1", false,-1);
        tracep->declBit(c+20349,"ysyxSoCFull fpga ferr out_1_ready", false,-1);
        tracep->declBus(c+11276,"ysyxSoCFull fpga ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+11279,"ysyxSoCFull fpga ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+11291,"ysyxSoCFull fpga ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+11292,"ysyxSoCFull fpga ferr beats1_opdata", false,-1);
        tracep->declBus(c+11293,"ysyxSoCFull fpga ferr beats1", false,-1, 3,0);
        tracep->declBus(c+11294,"ysyxSoCFull fpga ferr counter", false,-1, 3,0);
        tracep->declBus(c+11295,"ysyxSoCFull fpga ferr counter1", false,-1, 3,0);
        tracep->declBit(c+11296,"ysyxSoCFull fpga ferr da_first", false,-1);
        tracep->declBit(c+11297,"ysyxSoCFull fpga ferr da_last", false,-1);
        tracep->declBit(c+17930,"ysyxSoCFull fpga ferr latch", false,-1);
        tracep->declBit(c+11288,"ysyxSoCFull fpga ferr earlyWinner_1", false,-1);
        tracep->declBit(c+11298,"ysyxSoCFull fpga ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+11299,"ysyxSoCFull fpga ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+11277,"ysyxSoCFull fpga ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga ferr monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga ferr monitor reset", false,-1);
        tracep->declBit(c+5420,"ysyxSoCFull fpga ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+5421,"ysyxSoCFull fpga ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5422,"ysyxSoCFull fpga ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19844,"ysyxSoCFull fpga ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+11268,"ysyxSoCFull fpga ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+11269,"ysyxSoCFull fpga ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11270,"ysyxSoCFull fpga ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11271,"ysyxSoCFull fpga ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+11272,"ysyxSoCFull fpga ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11273,"ysyxSoCFull fpga ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+11300,"ysyxSoCFull fpga ferr monitor source_ok", false,-1);
        tracep->declBus(c+11108,"ysyxSoCFull fpga ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11301,"ysyxSoCFull fpga ferr monitor is_aligned", false,-1);
        tracep->declBit(c+11110,"ysyxSoCFull fpga ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+11111,"ysyxSoCFull fpga ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+11112,"ysyxSoCFull fpga ferr monitor mask_size", false,-1);
        tracep->declBit(c+11302,"ysyxSoCFull fpga ferr monitor mask_bit", false,-1);
        tracep->declBit(c+11303,"ysyxSoCFull fpga ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+11304,"ysyxSoCFull fpga ferr monitor mask_acc", false,-1);
        tracep->declBit(c+11305,"ysyxSoCFull fpga ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+11306,"ysyxSoCFull fpga ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+11307,"ysyxSoCFull fpga ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11308,"ysyxSoCFull fpga ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+11309,"ysyxSoCFull fpga ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+11310,"ysyxSoCFull fpga ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+11311,"ysyxSoCFull fpga ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+11312,"ysyxSoCFull fpga ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+11313,"ysyxSoCFull fpga ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+11314,"ysyxSoCFull fpga ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+11315,"ysyxSoCFull fpga ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+11316,"ysyxSoCFull fpga ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+11317,"ysyxSoCFull fpga ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+11128,"ysyxSoCFull fpga ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11129,"ysyxSoCFull fpga ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11318,"ysyxSoCFull fpga ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+11319,"ysyxSoCFull fpga ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11320,"ysyxSoCFull fpga ferr monitor a_first", false,-1);
        tracep->declBus(c+11321,"ysyxSoCFull fpga ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11322,"ysyxSoCFull fpga ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+11323,"ysyxSoCFull fpga ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+11324,"ysyxSoCFull fpga ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+11325,"ysyxSoCFull fpga ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11326,"ysyxSoCFull fpga ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11327,"ysyxSoCFull fpga ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+11328,"ysyxSoCFull fpga ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11329,"ysyxSoCFull fpga ferr monitor d_first", false,-1);
        tracep->declBus(c+11330,"ysyxSoCFull fpga ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+11331,"ysyxSoCFull fpga ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+11332,"ysyxSoCFull fpga ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+11333,"ysyxSoCFull fpga ferr monitor denied", false,-1);
        tracep->declBus(c+11334,"ysyxSoCFull fpga ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+11335,"ysyxSoCFull fpga ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+11337,"ysyxSoCFull fpga ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+11339,"ysyxSoCFull fpga ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11340,"ysyxSoCFull fpga ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11341,"ysyxSoCFull fpga ferr monitor a_first_1", false,-1);
        tracep->declBus(c+11342,"ysyxSoCFull fpga ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11343,"ysyxSoCFull fpga ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11344,"ysyxSoCFull fpga ferr monitor d_first_1", false,-1);
        tracep->declBus(c+11345,"ysyxSoCFull fpga ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+11346,"ysyxSoCFull fpga ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+11347,"ysyxSoCFull fpga ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+11348,"ysyxSoCFull fpga ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+11349,"ysyxSoCFull fpga ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+17931,"ysyxSoCFull fpga ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+11350,"ysyxSoCFull fpga ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+11351,"ysyxSoCFull fpga ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+11352,"ysyxSoCFull fpga ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+11353,"ysyxSoCFull fpga ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20350,"ysyxSoCFull fpga ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+11355,"ysyxSoCFull fpga ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+11357,"ysyxSoCFull fpga ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+11358,"ysyxSoCFull fpga ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+11359,"ysyxSoCFull fpga ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+11361,"ysyxSoCFull fpga ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+11362,"ysyxSoCFull fpga ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+11363,"ysyxSoCFull fpga ferr monitor d_first_2", false,-1);
        tracep->declBus(c+17932,"ysyxSoCFull fpga ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+11364,"ysyxSoCFull fpga ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17933,"ysyxSoCFull fpga ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+11365,"ysyxSoCFull fpga ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga ferr a clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga ferr a reset", false,-1);
        tracep->declBit(c+5420,"ysyxSoCFull fpga ferr a io_enq_ready", false,-1);
        tracep->declBit(c+5421,"ysyxSoCFull fpga ferr a io_enq_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+20348,"ysyxSoCFull fpga ferr a io_deq_ready", false,-1);
        tracep->declBit(c+11274,"ysyxSoCFull fpga ferr a io_deq_valid", false,-1);
        tracep->declBus(c+11275,"ysyxSoCFull fpga ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11276,"ysyxSoCFull fpga ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+11277,"ysyxSoCFull fpga ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11366+i*1,"ysyxSoCFull fpga ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+11275,"ysyxSoCFull fpga ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+11367,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11368+i*1,"ysyxSoCFull fpga ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+11276,"ysyxSoCFull fpga ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5415,"ysyxSoCFull fpga ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+11367,"ysyxSoCFull fpga ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11369+i*1,"ysyxSoCFull fpga ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+11277,"ysyxSoCFull fpga ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5416,"ysyxSoCFull fpga ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+11367,"ysyxSoCFull fpga ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+11274,"ysyxSoCFull fpga ferr a maybe_full", false,-1);
        tracep->declBit(c+5420,"ysyxSoCFull fpga ferr a empty", false,-1);
        tracep->declBit(c+11370,"ysyxSoCFull fpga ferr a do_enq", false,-1);
        tracep->declBit(c+17935,"ysyxSoCFull fpga ferr a do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster fixer clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster fixer reset", false,-1);
        tracep->declBit(c+19119,"ysyxSoCFull asic chipMaster fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull asic chipMaster fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19106,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19107,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19097,"ysyxSoCFull asic chipMaster fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull asic chipMaster fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19106,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19107,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster fixer monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster fixer monitor_reset", false,-1);
        tracep->declBit(c+19455,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19107,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+11371,"ysyxSoCFull asic chipMaster fixer a_id", false,-1, 1,0);
        tracep->declBit(c+11372,"ysyxSoCFull asic chipMaster fixer a_noDomain", false,-1);
        tracep->declBit(c+11373,"ysyxSoCFull asic chipMaster fixer stalls_a_sel", false,-1);
        tracep->declBus(c+11374,"ysyxSoCFull asic chipMaster fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+11375,"ysyxSoCFull asic chipMaster fixer a_first", false,-1);
        tracep->declBit(c+11376,"ysyxSoCFull asic chipMaster fixer flight_0", false,-1);
        tracep->declBit(c+11377,"ysyxSoCFull asic chipMaster fixer flight_1", false,-1);
        tracep->declBit(c+11378,"ysyxSoCFull asic chipMaster fixer flight_2", false,-1);
        tracep->declBit(c+11379,"ysyxSoCFull asic chipMaster fixer flight_3", false,-1);
        tracep->declBit(c+11380,"ysyxSoCFull asic chipMaster fixer flight_4", false,-1);
        tracep->declBit(c+11381,"ysyxSoCFull asic chipMaster fixer flight_5", false,-1);
        tracep->declBit(c+11382,"ysyxSoCFull asic chipMaster fixer flight_6", false,-1);
        tracep->declBit(c+11383,"ysyxSoCFull asic chipMaster fixer flight_7", false,-1);
        tracep->declBus(c+11384,"ysyxSoCFull asic chipMaster fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+11385,"ysyxSoCFull asic chipMaster fixer stalls_0", false,-1);
        tracep->declBit(c+11386,"ysyxSoCFull asic chipMaster fixer flight_8", false,-1);
        tracep->declBit(c+11387,"ysyxSoCFull asic chipMaster fixer flight_9", false,-1);
        tracep->declBit(c+11388,"ysyxSoCFull asic chipMaster fixer flight_10", false,-1);
        tracep->declBit(c+11389,"ysyxSoCFull asic chipMaster fixer flight_11", false,-1);
        tracep->declBit(c+11390,"ysyxSoCFull asic chipMaster fixer flight_12", false,-1);
        tracep->declBit(c+11391,"ysyxSoCFull asic chipMaster fixer flight_13", false,-1);
        tracep->declBit(c+11392,"ysyxSoCFull asic chipMaster fixer flight_14", false,-1);
        tracep->declBit(c+11393,"ysyxSoCFull asic chipMaster fixer flight_15", false,-1);
        tracep->declBus(c+11394,"ysyxSoCFull asic chipMaster fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+11395,"ysyxSoCFull asic chipMaster fixer stalls_1", false,-1);
        tracep->declBit(c+11396,"ysyxSoCFull asic chipMaster fixer stall", false,-1);
        tracep->declBit(c+17218,"ysyxSoCFull asic chipMaster fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+11060,"ysyxSoCFull asic chipMaster fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11397,"ysyxSoCFull asic chipMaster fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19237,"ysyxSoCFull asic chipMaster fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11398,"ysyxSoCFull asic chipMaster fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+11399,"ysyxSoCFull asic chipMaster fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11400,"ysyxSoCFull asic chipMaster fixer d_first_first", false,-1);
        tracep->declBit(c+19457,"ysyxSoCFull asic chipMaster fixer d_first", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster fixer monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster fixer monitor reset", false,-1);
        tracep->declBit(c+19455,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19107,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+11401,"ysyxSoCFull asic chipMaster fixer monitor source_ok", false,-1);
        tracep->declBus(c+11040,"ysyxSoCFull asic chipMaster fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11041,"ysyxSoCFull asic chipMaster fixer monitor is_aligned", false,-1);
        tracep->declBit(c+11042,"ysyxSoCFull asic chipMaster fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+11043,"ysyxSoCFull asic chipMaster fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+11044,"ysyxSoCFull asic chipMaster fixer monitor mask_size", false,-1);
        tracep->declBit(c+11045,"ysyxSoCFull asic chipMaster fixer monitor mask_bit", false,-1);
        tracep->declBit(c+11046,"ysyxSoCFull asic chipMaster fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+11402,"ysyxSoCFull asic chipMaster fixer monitor mask_acc", false,-1);
        tracep->declBit(c+11403,"ysyxSoCFull asic chipMaster fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+11049,"ysyxSoCFull asic chipMaster fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+11050,"ysyxSoCFull asic chipMaster fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11051,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+11404,"ysyxSoCFull asic chipMaster fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+11053,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+11405,"ysyxSoCFull asic chipMaster fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+11055,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+11406,"ysyxSoCFull asic chipMaster fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+11057,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+11407,"ysyxSoCFull asic chipMaster fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+11408,"ysyxSoCFull asic chipMaster fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+19459,"ysyxSoCFull asic chipMaster fixer monitor sink_ok", false,-1);
        tracep->declBus(c+11060,"ysyxSoCFull asic chipMaster fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11409,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+11410,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11411,"ysyxSoCFull asic chipMaster fixer monitor a_first", false,-1);
        tracep->declBus(c+11412,"ysyxSoCFull asic chipMaster fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11413,"ysyxSoCFull asic chipMaster fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+11414,"ysyxSoCFull asic chipMaster fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+11415,"ysyxSoCFull asic chipMaster fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19237,"ysyxSoCFull asic chipMaster fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11416,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+11417,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11418,"ysyxSoCFull asic chipMaster fixer monitor d_first", false,-1);
        tracep->declBus(c+11419,"ysyxSoCFull asic chipMaster fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+11420,"ysyxSoCFull asic chipMaster fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+11421,"ysyxSoCFull asic chipMaster fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+11422,"ysyxSoCFull asic chipMaster fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+11423,"ysyxSoCFull asic chipMaster fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+11424,"ysyxSoCFull asic chipMaster fixer monitor denied", false,-1);
        tracep->declBus(c+11425,"ysyxSoCFull asic chipMaster fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+11426,"ysyxSoCFull asic chipMaster fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+11428,"ysyxSoCFull asic chipMaster fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+11430,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11431,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11432,"ysyxSoCFull asic chipMaster fixer monitor a_first_1", false,-1);
        tracep->declBus(c+11433,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11434,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11435,"ysyxSoCFull asic chipMaster fixer monitor d_first_1", false,-1);
        tracep->declBus(c+17219,"ysyxSoCFull asic chipMaster fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17220,"ysyxSoCFull asic chipMaster fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17221,"ysyxSoCFull asic chipMaster fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17222,"ysyxSoCFull asic chipMaster fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17223,"ysyxSoCFull asic chipMaster fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19460,"ysyxSoCFull asic chipMaster fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17224,"ysyxSoCFull asic chipMaster fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17225,"ysyxSoCFull asic chipMaster fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19461,"ysyxSoCFull asic chipMaster fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17227,"ysyxSoCFull asic chipMaster fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+11436,"ysyxSoCFull asic chipMaster fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+11437,"ysyxSoCFull asic chipMaster fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+11438,"ysyxSoCFull asic chipMaster fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+11440,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+11441,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+11442,"ysyxSoCFull asic chipMaster fixer monitor d_first_2", false,-1);
        tracep->declBus(c+17229,"ysyxSoCFull asic chipMaster fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17230,"ysyxSoCFull asic chipMaster fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17231,"ysyxSoCFull asic chipMaster fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+11443,"ysyxSoCFull asic chipMaster fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga fixer clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga fixer reset", false,-1);
        tracep->declBit(c+19871,"ysyxSoCFull fpga fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+5486,"ysyxSoCFull fpga fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19842,"ysyxSoCFull fpga fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19843,"ysyxSoCFull fpga fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull fpga fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+5413,"ysyxSoCFull fpga fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19842,"ysyxSoCFull fpga fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19843,"ysyxSoCFull fpga fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga fixer monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga fixer monitor_reset", false,-1);
        tracep->declBit(c+20352,"ysyxSoCFull fpga fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+5486,"ysyxSoCFull fpga fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+11444,"ysyxSoCFull fpga fixer a_id", false,-1, 1,0);
        tracep->declBit(c+11445,"ysyxSoCFull fpga fixer a_noDomain", false,-1);
        tracep->declBit(c+11446,"ysyxSoCFull fpga fixer stalls_a_sel", false,-1);
        tracep->declBus(c+11447,"ysyxSoCFull fpga fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+11448,"ysyxSoCFull fpga fixer a_first", false,-1);
        tracep->declBit(c+11449,"ysyxSoCFull fpga fixer flight_0", false,-1);
        tracep->declBit(c+11450,"ysyxSoCFull fpga fixer flight_1", false,-1);
        tracep->declBit(c+11451,"ysyxSoCFull fpga fixer flight_2", false,-1);
        tracep->declBit(c+11452,"ysyxSoCFull fpga fixer flight_3", false,-1);
        tracep->declBit(c+11453,"ysyxSoCFull fpga fixer flight_4", false,-1);
        tracep->declBit(c+11454,"ysyxSoCFull fpga fixer flight_5", false,-1);
        tracep->declBit(c+11455,"ysyxSoCFull fpga fixer flight_6", false,-1);
        tracep->declBit(c+11456,"ysyxSoCFull fpga fixer flight_7", false,-1);
        tracep->declBus(c+11457,"ysyxSoCFull fpga fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+11458,"ysyxSoCFull fpga fixer stalls_0", false,-1);
        tracep->declBit(c+11459,"ysyxSoCFull fpga fixer flight_8", false,-1);
        tracep->declBit(c+11460,"ysyxSoCFull fpga fixer flight_9", false,-1);
        tracep->declBit(c+11461,"ysyxSoCFull fpga fixer flight_10", false,-1);
        tracep->declBit(c+11462,"ysyxSoCFull fpga fixer flight_11", false,-1);
        tracep->declBit(c+11463,"ysyxSoCFull fpga fixer flight_12", false,-1);
        tracep->declBit(c+11464,"ysyxSoCFull fpga fixer flight_13", false,-1);
        tracep->declBit(c+11465,"ysyxSoCFull fpga fixer flight_14", false,-1);
        tracep->declBit(c+11466,"ysyxSoCFull fpga fixer flight_15", false,-1);
        tracep->declBus(c+11467,"ysyxSoCFull fpga fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+11468,"ysyxSoCFull fpga fixer stalls_1", false,-1);
        tracep->declBit(c+11469,"ysyxSoCFull fpga fixer stall", false,-1);
        tracep->declBit(c+17936,"ysyxSoCFull fpga fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+11128,"ysyxSoCFull fpga fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11129,"ysyxSoCFull fpga fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11470,"ysyxSoCFull fpga fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+20353,"ysyxSoCFull fpga fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+20171,"ysyxSoCFull fpga fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11471,"ysyxSoCFull fpga fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+11472,"ysyxSoCFull fpga fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11473,"ysyxSoCFull fpga fixer d_first_first", false,-1);
        tracep->declBit(c+20354,"ysyxSoCFull fpga fixer d_first", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga fixer monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga fixer monitor reset", false,-1);
        tracep->declBit(c+20352,"ysyxSoCFull fpga fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+5486,"ysyxSoCFull fpga fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+11474,"ysyxSoCFull fpga fixer monitor source_ok", false,-1);
        tracep->declBus(c+11108,"ysyxSoCFull fpga fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11109,"ysyxSoCFull fpga fixer monitor is_aligned", false,-1);
        tracep->declBit(c+11110,"ysyxSoCFull fpga fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+11111,"ysyxSoCFull fpga fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+11112,"ysyxSoCFull fpga fixer monitor mask_size", false,-1);
        tracep->declBit(c+11113,"ysyxSoCFull fpga fixer monitor mask_bit", false,-1);
        tracep->declBit(c+11114,"ysyxSoCFull fpga fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+11475,"ysyxSoCFull fpga fixer monitor mask_acc", false,-1);
        tracep->declBit(c+11476,"ysyxSoCFull fpga fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+11117,"ysyxSoCFull fpga fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+11118,"ysyxSoCFull fpga fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11119,"ysyxSoCFull fpga fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+11477,"ysyxSoCFull fpga fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+11121,"ysyxSoCFull fpga fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+11478,"ysyxSoCFull fpga fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+11123,"ysyxSoCFull fpga fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+11479,"ysyxSoCFull fpga fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+11125,"ysyxSoCFull fpga fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+11480,"ysyxSoCFull fpga fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+11481,"ysyxSoCFull fpga fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+20355,"ysyxSoCFull fpga fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+20356,"ysyxSoCFull fpga fixer monitor sink_ok", false,-1);
        tracep->declBus(c+11128,"ysyxSoCFull fpga fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11129,"ysyxSoCFull fpga fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11482,"ysyxSoCFull fpga fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+11483,"ysyxSoCFull fpga fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11484,"ysyxSoCFull fpga fixer monitor a_first", false,-1);
        tracep->declBus(c+11485,"ysyxSoCFull fpga fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11486,"ysyxSoCFull fpga fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+11487,"ysyxSoCFull fpga fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+11488,"ysyxSoCFull fpga fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+20353,"ysyxSoCFull fpga fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+20171,"ysyxSoCFull fpga fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11489,"ysyxSoCFull fpga fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+11490,"ysyxSoCFull fpga fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+11491,"ysyxSoCFull fpga fixer monitor d_first", false,-1);
        tracep->declBus(c+11492,"ysyxSoCFull fpga fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+11493,"ysyxSoCFull fpga fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+11494,"ysyxSoCFull fpga fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+11495,"ysyxSoCFull fpga fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+11496,"ysyxSoCFull fpga fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+11497,"ysyxSoCFull fpga fixer monitor denied", false,-1);
        tracep->declBus(c+11498,"ysyxSoCFull fpga fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+11499,"ysyxSoCFull fpga fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+11501,"ysyxSoCFull fpga fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+11503,"ysyxSoCFull fpga fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11504,"ysyxSoCFull fpga fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11505,"ysyxSoCFull fpga fixer monitor a_first_1", false,-1);
        tracep->declBus(c+11506,"ysyxSoCFull fpga fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+11507,"ysyxSoCFull fpga fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+11508,"ysyxSoCFull fpga fixer monitor d_first_1", false,-1);
        tracep->declBus(c+17937,"ysyxSoCFull fpga fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17938,"ysyxSoCFull fpga fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17939,"ysyxSoCFull fpga fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17940,"ysyxSoCFull fpga fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17941,"ysyxSoCFull fpga fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+20357,"ysyxSoCFull fpga fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17942,"ysyxSoCFull fpga fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17943,"ysyxSoCFull fpga fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20358,"ysyxSoCFull fpga fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17945,"ysyxSoCFull fpga fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+11509,"ysyxSoCFull fpga fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+11510,"ysyxSoCFull fpga fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+11511,"ysyxSoCFull fpga fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+11513,"ysyxSoCFull fpga fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+11514,"ysyxSoCFull fpga fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+11515,"ysyxSoCFull fpga fixer monitor d_first_2", false,-1);
        tracep->declBus(c+17947,"ysyxSoCFull fpga fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17948,"ysyxSoCFull fpga fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17949,"ysyxSoCFull fpga fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+11516,"ysyxSoCFull fpga fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget reset", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull asic chipMaster widget auto_in_a_ready", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster widget auto_in_a_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+207,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+210,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19121,"ysyxSoCFull asic chipMaster widget auto_in_d_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull asic chipMaster widget auto_in_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19123,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19125,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19119,"ysyxSoCFull asic chipMaster widget auto_out_a_ready", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget auto_out_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster widget auto_out_d_ready", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull asic chipMaster widget auto_out_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19106,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19107,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget monitor_reset", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+207,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+19121,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19463,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17233,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+11517,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+207,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+210,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+19119,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+11518,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+11519,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11521,"ysyxSoCFull asic chipMaster widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+11522,"ysyxSoCFull asic chipMaster widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+11523,"ysyxSoCFull asic chipMaster widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster widget repeat_hasData", false,-1);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+11525,"ysyxSoCFull asic chipMaster widget repeat_limit", false,-1);
        tracep->declBit(c+11526,"ysyxSoCFull asic chipMaster widget repeat_count", false,-1);
        tracep->declBit(c+11527,"ysyxSoCFull asic chipMaster widget repeat_last", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget cated_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+11528,"ysyxSoCFull asic chipMaster widget repeat_sel", false,-1);
        tracep->declBit(c+11529,"ysyxSoCFull asic chipMaster widget repeat_index", false,-1);
        tracep->declBus(c+11530,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+11531,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+11518,"ysyxSoCFull asic chipMaster widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+11532,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+11533,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+19237,"ysyxSoCFull asic chipMaster widget hasData", false,-1);
        tracep->declBit(c+19464,"ysyxSoCFull asic chipMaster widget limit", false,-1);
        tracep->declBit(c+11534,"ysyxSoCFull asic chipMaster widget count", false,-1);
        tracep->declBit(c+19465,"ysyxSoCFull asic chipMaster widget last", false,-1);
        tracep->declBit(c+17234,"ysyxSoCFull asic chipMaster widget enable_0", false,-1);
        tracep->declBit(c+11535,"ysyxSoCFull asic chipMaster widget corrupt_reg", false,-1);
        tracep->declBit(c+17233,"ysyxSoCFull asic chipMaster widget corrupt_out", false,-1);
        tracep->declBit(c+19466,"ysyxSoCFull asic chipMaster widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+11536,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+19467,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+11537,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+17235,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget monitor reset", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull asic chipMaster widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+207,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+19121,"ysyxSoCFull asic chipMaster widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19463,"ysyxSoCFull asic chipMaster widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17233,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+11538,"ysyxSoCFull asic chipMaster widget monitor source_ok", false,-1);
        tracep->declBus(c+11539,"ysyxSoCFull asic chipMaster widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11540,"ysyxSoCFull asic chipMaster widget monitor is_aligned", false,-1);
        tracep->declBus(c+11541,"ysyxSoCFull asic chipMaster widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+11542,"ysyxSoCFull asic chipMaster widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+11543,"ysyxSoCFull asic chipMaster widget monitor mask_size", false,-1);
        tracep->declBit(c+11544,"ysyxSoCFull asic chipMaster widget monitor mask_bit", false,-1);
        tracep->declBit(c+11545,"ysyxSoCFull asic chipMaster widget monitor mask_nbit", false,-1);
        tracep->declBit(c+11546,"ysyxSoCFull asic chipMaster widget monitor mask_acc", false,-1);
        tracep->declBit(c+11547,"ysyxSoCFull asic chipMaster widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+11548,"ysyxSoCFull asic chipMaster widget monitor mask_size_1", false,-1);
        tracep->declBit(c+11549,"ysyxSoCFull asic chipMaster widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+11550,"ysyxSoCFull asic chipMaster widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11551,"ysyxSoCFull asic chipMaster widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+11552,"ysyxSoCFull asic chipMaster widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+11553,"ysyxSoCFull asic chipMaster widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+11554,"ysyxSoCFull asic chipMaster widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+11555,"ysyxSoCFull asic chipMaster widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+11556,"ysyxSoCFull asic chipMaster widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+11557,"ysyxSoCFull asic chipMaster widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+11558,"ysyxSoCFull asic chipMaster widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster widget monitor mask_size_2", false,-1);
        tracep->declBit(c+11559,"ysyxSoCFull asic chipMaster widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+11560,"ysyxSoCFull asic chipMaster widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+11561,"ysyxSoCFull asic chipMaster widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+11562,"ysyxSoCFull asic chipMaster widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+11563,"ysyxSoCFull asic chipMaster widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+11564,"ysyxSoCFull asic chipMaster widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+11565,"ysyxSoCFull asic chipMaster widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+11566,"ysyxSoCFull asic chipMaster widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+11567,"ysyxSoCFull asic chipMaster widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+11568,"ysyxSoCFull asic chipMaster widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+11569,"ysyxSoCFull asic chipMaster widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+11570,"ysyxSoCFull asic chipMaster widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+11571,"ysyxSoCFull asic chipMaster widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+11572,"ysyxSoCFull asic chipMaster widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+11573,"ysyxSoCFull asic chipMaster widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+11574,"ysyxSoCFull asic chipMaster widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+11575,"ysyxSoCFull asic chipMaster widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+11576,"ysyxSoCFull asic chipMaster widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+11577,"ysyxSoCFull asic chipMaster widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster widget monitor source_ok_1", false,-1);
        tracep->declBit(c+19459,"ysyxSoCFull asic chipMaster widget monitor sink_ok", false,-1);
        tracep->declBus(c+11578,"ysyxSoCFull asic chipMaster widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+11579,"ysyxSoCFull asic chipMaster widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11580,"ysyxSoCFull asic chipMaster widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+11581,"ysyxSoCFull asic chipMaster widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11582,"ysyxSoCFull asic chipMaster widget monitor a_first", false,-1);
        tracep->declBus(c+11583,"ysyxSoCFull asic chipMaster widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11584,"ysyxSoCFull asic chipMaster widget monitor size", false,-1, 2,0);
        tracep->declBus(c+11585,"ysyxSoCFull asic chipMaster widget monitor source", false,-1, 3,0);
        tracep->declBus(c+11586,"ysyxSoCFull asic chipMaster widget monitor address", false,-1, 31,0);
        tracep->declBus(c+19238,"ysyxSoCFull asic chipMaster widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19237,"ysyxSoCFull asic chipMaster widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11587,"ysyxSoCFull asic chipMaster widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+11588,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11589,"ysyxSoCFull asic chipMaster widget monitor d_first", false,-1);
        tracep->declBus(c+11590,"ysyxSoCFull asic chipMaster widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+11591,"ysyxSoCFull asic chipMaster widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+11592,"ysyxSoCFull asic chipMaster widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+11593,"ysyxSoCFull asic chipMaster widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+11594,"ysyxSoCFull asic chipMaster widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+11595,"ysyxSoCFull asic chipMaster widget monitor denied", false,-1);
        tracep->declBus(c+11596,"ysyxSoCFull asic chipMaster widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+11597,"ysyxSoCFull asic chipMaster widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+11599,"ysyxSoCFull asic chipMaster widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+11601,"ysyxSoCFull asic chipMaster widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11602,"ysyxSoCFull asic chipMaster widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11603,"ysyxSoCFull asic chipMaster widget monitor a_first_1", false,-1);
        tracep->declBus(c+11604,"ysyxSoCFull asic chipMaster widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11605,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11606,"ysyxSoCFull asic chipMaster widget monitor d_first_1", false,-1);
        tracep->declBus(c+17236,"ysyxSoCFull asic chipMaster widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17237,"ysyxSoCFull asic chipMaster widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17238,"ysyxSoCFull asic chipMaster widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17239,"ysyxSoCFull asic chipMaster widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17240,"ysyxSoCFull asic chipMaster widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19468,"ysyxSoCFull asic chipMaster widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17241,"ysyxSoCFull asic chipMaster widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17242,"ysyxSoCFull asic chipMaster widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19469,"ysyxSoCFull asic chipMaster widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17244,"ysyxSoCFull asic chipMaster widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+11607,"ysyxSoCFull asic chipMaster widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+11608,"ysyxSoCFull asic chipMaster widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+11609,"ysyxSoCFull asic chipMaster widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+11611,"ysyxSoCFull asic chipMaster widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+11612,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+11613,"ysyxSoCFull asic chipMaster widget monitor d_first_2", false,-1);
        tracep->declBus(c+17246,"ysyxSoCFull asic chipMaster widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17247,"ysyxSoCFull asic chipMaster widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17248,"ysyxSoCFull asic chipMaster widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+11614,"ysyxSoCFull asic chipMaster widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget repeated_repeater clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget repeated_repeater reset", false,-1);
        tracep->declBit(c+11517,"ysyxSoCFull asic chipMaster widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+207,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+210,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+19119,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+11518,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+11519,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+11615,"ysyxSoCFull asic chipMaster widget repeated_repeater full", false,-1);
        tracep->declBus(c+11616,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+11617,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+11618,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+11619,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+11620,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+11621,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget reset", false,-1);
        tracep->declBit(c+19872,"ysyxSoCFull fpga widget auto_in_a_ready", false,-1);
        tracep->declBit(c+5487,"ysyxSoCFull fpga widget auto_in_a_valid", false,-1);
        tracep->declBus(c+5488,"ysyxSoCFull fpga widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5489,"ysyxSoCFull fpga widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5490,"ysyxSoCFull fpga widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5491,"ysyxSoCFull fpga widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5492,"ysyxSoCFull fpga widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5493,"ysyxSoCFull fpga widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19873,"ysyxSoCFull fpga widget auto_in_d_ready", false,-1);
        tracep->declBit(c+19874,"ysyxSoCFull fpga widget auto_in_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19875,"ysyxSoCFull fpga widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19877,"ysyxSoCFull fpga widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19871,"ysyxSoCFull fpga widget auto_out_a_ready", false,-1);
        tracep->declBit(c+5486,"ysyxSoCFull fpga widget auto_out_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga widget auto_out_d_ready", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga widget auto_out_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19842,"ysyxSoCFull fpga widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19843,"ysyxSoCFull fpga widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget monitor_reset", false,-1);
        tracep->declBit(c+19872,"ysyxSoCFull fpga widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+5487,"ysyxSoCFull fpga widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+5488,"ysyxSoCFull fpga widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5489,"ysyxSoCFull fpga widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5490,"ysyxSoCFull fpga widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5491,"ysyxSoCFull fpga widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5492,"ysyxSoCFull fpga widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+19873,"ysyxSoCFull fpga widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+20360,"ysyxSoCFull fpga widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17951,"ysyxSoCFull fpga widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+11623,"ysyxSoCFull fpga widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+19872,"ysyxSoCFull fpga widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+5487,"ysyxSoCFull fpga widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+5488,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5489,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5490,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+5491,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+5492,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5493,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+19871,"ysyxSoCFull fpga widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+5486,"ysyxSoCFull fpga widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+11624,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+11625,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11627,"ysyxSoCFull fpga widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+11628,"ysyxSoCFull fpga widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+11629,"ysyxSoCFull fpga widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+5414,"ysyxSoCFull fpga widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+11129,"ysyxSoCFull fpga widget repeat_hasData", false,-1);
        tracep->declBus(c+5415,"ysyxSoCFull fpga widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+11631,"ysyxSoCFull fpga widget repeat_limit", false,-1);
        tracep->declBit(c+11632,"ysyxSoCFull fpga widget repeat_count", false,-1);
        tracep->declBit(c+11633,"ysyxSoCFull fpga widget repeat_last", false,-1);
        tracep->declBit(c+5486,"ysyxSoCFull fpga widget cated_valid", false,-1);
        tracep->declBus(c+5417,"ysyxSoCFull fpga widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+11634,"ysyxSoCFull fpga widget repeat_sel", false,-1);
        tracep->declBit(c+11635,"ysyxSoCFull fpga widget repeat_index", false,-1);
        tracep->declBus(c+11636,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+11637,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+11624,"ysyxSoCFull fpga widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+11638,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+11639,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+20171,"ysyxSoCFull fpga widget hasData", false,-1);
        tracep->declBit(c+20361,"ysyxSoCFull fpga widget limit", false,-1);
        tracep->declBit(c+11640,"ysyxSoCFull fpga widget count", false,-1);
        tracep->declBit(c+20362,"ysyxSoCFull fpga widget last", false,-1);
        tracep->declBit(c+17952,"ysyxSoCFull fpga widget enable_0", false,-1);
        tracep->declBit(c+11641,"ysyxSoCFull fpga widget corrupt_reg", false,-1);
        tracep->declBit(c+17951,"ysyxSoCFull fpga widget corrupt_out", false,-1);
        tracep->declBit(c+20363,"ysyxSoCFull fpga widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+11642,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+20364,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+11643,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+17953,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget monitor reset", false,-1);
        tracep->declBit(c+19872,"ysyxSoCFull fpga widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+5487,"ysyxSoCFull fpga widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+5488,"ysyxSoCFull fpga widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5489,"ysyxSoCFull fpga widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5490,"ysyxSoCFull fpga widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5491,"ysyxSoCFull fpga widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5492,"ysyxSoCFull fpga widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+19873,"ysyxSoCFull fpga widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+20360,"ysyxSoCFull fpga widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17951,"ysyxSoCFull fpga widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+11644,"ysyxSoCFull fpga widget monitor source_ok", false,-1);
        tracep->declBus(c+11645,"ysyxSoCFull fpga widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11646,"ysyxSoCFull fpga widget monitor is_aligned", false,-1);
        tracep->declBus(c+11647,"ysyxSoCFull fpga widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+11648,"ysyxSoCFull fpga widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+11649,"ysyxSoCFull fpga widget monitor mask_size", false,-1);
        tracep->declBit(c+11650,"ysyxSoCFull fpga widget monitor mask_bit", false,-1);
        tracep->declBit(c+11651,"ysyxSoCFull fpga widget monitor mask_nbit", false,-1);
        tracep->declBit(c+11652,"ysyxSoCFull fpga widget monitor mask_acc", false,-1);
        tracep->declBit(c+11653,"ysyxSoCFull fpga widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+11654,"ysyxSoCFull fpga widget monitor mask_size_1", false,-1);
        tracep->declBit(c+11655,"ysyxSoCFull fpga widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+11656,"ysyxSoCFull fpga widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11657,"ysyxSoCFull fpga widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+11658,"ysyxSoCFull fpga widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+11659,"ysyxSoCFull fpga widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+11660,"ysyxSoCFull fpga widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+11661,"ysyxSoCFull fpga widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+11662,"ysyxSoCFull fpga widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+11663,"ysyxSoCFull fpga widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+11664,"ysyxSoCFull fpga widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga widget monitor mask_size_2", false,-1);
        tracep->declBit(c+11665,"ysyxSoCFull fpga widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+11666,"ysyxSoCFull fpga widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+11667,"ysyxSoCFull fpga widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+11668,"ysyxSoCFull fpga widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+11669,"ysyxSoCFull fpga widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+11670,"ysyxSoCFull fpga widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+11671,"ysyxSoCFull fpga widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+11672,"ysyxSoCFull fpga widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+11673,"ysyxSoCFull fpga widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+11674,"ysyxSoCFull fpga widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+11675,"ysyxSoCFull fpga widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+11676,"ysyxSoCFull fpga widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+11677,"ysyxSoCFull fpga widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+11678,"ysyxSoCFull fpga widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+11679,"ysyxSoCFull fpga widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+11680,"ysyxSoCFull fpga widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+11681,"ysyxSoCFull fpga widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+11682,"ysyxSoCFull fpga widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+11683,"ysyxSoCFull fpga widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+20355,"ysyxSoCFull fpga widget monitor source_ok_1", false,-1);
        tracep->declBit(c+20356,"ysyxSoCFull fpga widget monitor sink_ok", false,-1);
        tracep->declBus(c+11684,"ysyxSoCFull fpga widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+11685,"ysyxSoCFull fpga widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11686,"ysyxSoCFull fpga widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+11687,"ysyxSoCFull fpga widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11688,"ysyxSoCFull fpga widget monitor a_first", false,-1);
        tracep->declBus(c+11689,"ysyxSoCFull fpga widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11690,"ysyxSoCFull fpga widget monitor size", false,-1, 2,0);
        tracep->declBus(c+11691,"ysyxSoCFull fpga widget monitor source", false,-1, 3,0);
        tracep->declBus(c+11692,"ysyxSoCFull fpga widget monitor address", false,-1, 31,0);
        tracep->declBus(c+20172,"ysyxSoCFull fpga widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+20171,"ysyxSoCFull fpga widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11693,"ysyxSoCFull fpga widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+11694,"ysyxSoCFull fpga widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11695,"ysyxSoCFull fpga widget monitor d_first", false,-1);
        tracep->declBus(c+11696,"ysyxSoCFull fpga widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+11697,"ysyxSoCFull fpga widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+11698,"ysyxSoCFull fpga widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+11699,"ysyxSoCFull fpga widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+11700,"ysyxSoCFull fpga widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+11701,"ysyxSoCFull fpga widget monitor denied", false,-1);
        tracep->declBus(c+11702,"ysyxSoCFull fpga widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+11703,"ysyxSoCFull fpga widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+11705,"ysyxSoCFull fpga widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+11707,"ysyxSoCFull fpga widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11708,"ysyxSoCFull fpga widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11709,"ysyxSoCFull fpga widget monitor a_first_1", false,-1);
        tracep->declBus(c+11710,"ysyxSoCFull fpga widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11711,"ysyxSoCFull fpga widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11712,"ysyxSoCFull fpga widget monitor d_first_1", false,-1);
        tracep->declBus(c+17954,"ysyxSoCFull fpga widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17955,"ysyxSoCFull fpga widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17956,"ysyxSoCFull fpga widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17957,"ysyxSoCFull fpga widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17958,"ysyxSoCFull fpga widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+20365,"ysyxSoCFull fpga widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17959,"ysyxSoCFull fpga widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17960,"ysyxSoCFull fpga widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20366,"ysyxSoCFull fpga widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17962,"ysyxSoCFull fpga widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+11713,"ysyxSoCFull fpga widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+11714,"ysyxSoCFull fpga widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+11715,"ysyxSoCFull fpga widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+11717,"ysyxSoCFull fpga widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+11718,"ysyxSoCFull fpga widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+11719,"ysyxSoCFull fpga widget monitor d_first_2", false,-1);
        tracep->declBus(c+17964,"ysyxSoCFull fpga widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17965,"ysyxSoCFull fpga widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17966,"ysyxSoCFull fpga widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+11720,"ysyxSoCFull fpga widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget repeated_repeater clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget repeated_repeater reset", false,-1);
        tracep->declBit(c+11623,"ysyxSoCFull fpga widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+19872,"ysyxSoCFull fpga widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+5487,"ysyxSoCFull fpga widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+5488,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5489,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5490,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+5491,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+5492,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5493,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+19871,"ysyxSoCFull fpga widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+5486,"ysyxSoCFull fpga widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+11624,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+11625,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+11721,"ysyxSoCFull fpga widget repeated_repeater full", false,-1);
        tracep->declBus(c+11722,"ysyxSoCFull fpga widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+11723,"ysyxSoCFull fpga widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+11724,"ysyxSoCFull fpga widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+11725,"ysyxSoCFull fpga widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+11726,"ysyxSoCFull fpga widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+11727,"ysyxSoCFull fpga widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 reset", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+16830,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wlast", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+16839,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+16840,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wlast", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+16841,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+11729,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+11730,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+11731,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+11732,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+11733,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11734,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11735,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+11736,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+11737,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+11738,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11739,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11740,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+11741,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+11742,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+11743,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11744,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11745,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+11746,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+11747,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+11748,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11749,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11750,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+11751,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+11752,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+11753,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11754,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11755,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+11756,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+11757,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+11758,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11759,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11760,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+11761,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+11762,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+20917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20918,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20919,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+11763,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+11764,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+20920,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20921,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20922,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+11765,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+11766,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+20923,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20924,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20925,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+11767,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+11768,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+20926,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20927,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20928,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+11769,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+11770,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+20929,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20930,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20931,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+11771,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+11772,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+20932,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20933,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20934,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+11773,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+11774,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+20935,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20936,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20937,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+11775,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+11776,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+20938,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20939,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20940,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+11777,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+11778,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+20941,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20942,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20943,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+11779,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+11780,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+11781,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+11782,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+11783,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+11786,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+11787,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+11788,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11789,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11790,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+11791,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+11792,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+11793,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11794,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11795,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+11796,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+11797,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+11798,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11799,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11800,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+11801,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+11802,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+11803,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11804,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11805,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+11806,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+11807,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+11808,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11809,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+11811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+11812,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+20944,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20945,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20946,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+11813,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+11814,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+20947,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20948,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20949,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+11815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+11816,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+20950,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20951,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20952,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+11817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+11818,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+20953,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20954,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+11819,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+11820,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+20956,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20957,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20958,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+11821,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+11822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+20959,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20960,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20961,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+11823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+11824,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+20962,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20963,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20964,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+11825,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+11826,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+20965,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20966,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+11827,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+11828,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+20968,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+19472,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+19473,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+19474,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+19475,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+19476,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+19477,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+19478,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+19479,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+19480,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+19481,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+19482,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+19483,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+19484,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+19485,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+19486,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+19472,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+19473,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+19474,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+19475,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+19476,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+19477,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+19478,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+19479,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+19480,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+19481,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+19482,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+19483,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+19484,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+19485,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+19486,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+11729,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+11730,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20971+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11829,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11830,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20988+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11829,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11830,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21005+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11829,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11830,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11830,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11829,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11831,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+11832,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+11833,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+11834,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+11835,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+11836,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+11731,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+11732,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+11733,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11734,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11735,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21022+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11733,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11837,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11838,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21039+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11734,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11837,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11838,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21056+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11735,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11837,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11838,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11838,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11837,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11839,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+11840,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+11841,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+11842,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+11843,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+11844,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+11736,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+11737,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+11738,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11739,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11740,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21073+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11738,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11846,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21090+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11739,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11846,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21107+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11740,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11846,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11846,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+11848,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+11849,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+11850,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+11851,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+11852,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+11741,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+11742,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+11743,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11744,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11745,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21124+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11743,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11853,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11854,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21141+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11744,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11853,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11854,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21158+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11745,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11853,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11854,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11854,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11853,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11855,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+11856,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+11857,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+11858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+11859,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+11860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+11746,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+11747,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+11748,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11749,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11750,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21175+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11748,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11861,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11862,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21192+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11749,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11861,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11862,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21209+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11750,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11861,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11862,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11862,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11861,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11863,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+11864,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+11865,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+11866,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+11867,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+11868,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+11751,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+11752,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+11753,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11754,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11755,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21226+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11753,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11869,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11870,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21243+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11754,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11869,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11870,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21260+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11755,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11869,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11870,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11870,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11869,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11871,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+11872,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+11873,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+11874,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+11875,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+11876,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+11756,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+11757,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+11758,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11759,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11760,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21277+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11758,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11877,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11878,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21294+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11759,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11877,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11878,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21311+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11760,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11877,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11878,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11878,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11877,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11879,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+11880,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+11881,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+11882,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+11883,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+11884,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+11761,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+11762,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+20917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20918,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20919,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21328+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21329+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20918,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21330+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20919,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11762,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+11761,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+11763,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+11764,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+20920,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20921,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20922,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21331+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20920,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21332+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20921,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21333+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20922,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11764,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+11763,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+11765,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+11766,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+20923,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20924,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20925,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21334+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20923,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21335+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20924,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21336+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20925,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11766,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+11765,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+11767,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+11768,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+20926,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20927,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20928,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21337+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20926,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21338+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20927,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21339+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20928,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11768,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+11767,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+11769,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+11770,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+20929,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20930,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20931,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21340+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20929,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21341+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20930,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21342+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20931,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11770,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+11769,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+11771,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+11772,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+20932,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20933,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20934,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21343+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20932,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21344+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20933,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21345+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20934,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11772,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+11771,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+11773,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+11774,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+20935,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20936,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20937,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21346+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20935,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21347+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20936,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21348+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20937,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11774,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+11773,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+11775,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+11776,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+20938,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20939,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20940,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21349+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20938,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21350+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20939,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21351+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20940,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11776,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+11775,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+11777,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+11778,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+20941,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20942,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20943,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21352+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20941,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21353+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20942,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21354+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20943,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11778,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+11777,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+11779,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+11780,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21355+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11885,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11886,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21372+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11885,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11886,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21389+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11885,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11886,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11886,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11885,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11887,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+11888,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+11889,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+11890,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+11891,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+11892,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+11781,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+11782,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+11783,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21406+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11783,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11893,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11894,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21423+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11893,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11894,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21440+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11893,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11894,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11894,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11893,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11895,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+11896,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+11897,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+11898,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+11899,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+11900,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+11786,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+11787,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+11788,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11789,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11790,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21457+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11788,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11901,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11902,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21474+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11789,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11901,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11902,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21491+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11790,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11901,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11902,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11902,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11901,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11903,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+11904,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+11905,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+11906,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+11907,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+11908,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+11791,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+11792,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+11793,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11794,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11795,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21508+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11793,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11909,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11910,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21525+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11794,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11909,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11910,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21542+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11795,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11909,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11910,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11910,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11909,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11911,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+11912,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+11913,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+11914,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+11915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+11916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+11796,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+11797,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+11798,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11799,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11800,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21559+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11798,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11918,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21576+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11799,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11918,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21593+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11800,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11918,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11918,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11919,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+11920,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+11921,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+11922,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+11923,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+11924,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+11801,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+11802,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+11803,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11804,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11805,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21610+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11803,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11925,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11926,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21627+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11804,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11925,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11926,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21644+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11805,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11925,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11926,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11926,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11925,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11927,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+11928,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+11929,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+11930,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+11931,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+11932,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+11806,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+11807,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+11808,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11809,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21661+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11808,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11933,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11934,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21678+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11809,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11933,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11934,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21695+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11933,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11934,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11934,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11933,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11935,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+11936,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+11937,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+11938,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+11939,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+11940,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+11811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+11812,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+20944,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20945,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20946,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21712+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20944,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21713+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20945,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21714+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20946,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11812,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+11811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+11813,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+11814,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+20947,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20948,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20949,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21715+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20947,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21716+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20948,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21717+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20949,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11814,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+11813,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+11815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+11816,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+20950,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20951,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20952,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21718+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20950,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21719+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20951,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21720+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20952,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11816,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+11815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+11817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+11818,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+20953,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20954,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21721+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20953,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21722+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20954,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21723+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11818,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+11817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+11819,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+11820,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+20956,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20957,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20958,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21724+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20956,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21725+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20957,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21726+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20958,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11820,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+11819,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+11821,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+11822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+20959,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20960,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20961,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21727+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20959,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21728+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20960,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21729+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20961,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+11821,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+11823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+11824,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+20962,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20963,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20964,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21730+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20962,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21731+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20963,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21732+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20964,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11824,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+11823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+11825,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+11826,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+20965,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20966,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21733+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20965,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21734+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20966,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21735+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11826,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+11825,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+11827,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+11828,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+20968,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21736+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20968,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21737+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21738+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11828,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+11827,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank reset", false,-1);
        tracep->declBit(c+17369,"ysyxSoCFull fpga axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+19855,"ysyxSoCFull fpga axi4yank auto_in_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4yank auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+5448,"ysyxSoCFull fpga axi4yank auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5449,"ysyxSoCFull fpga axi4yank auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5450,"ysyxSoCFull fpga axi4yank auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17370,"ysyxSoCFull fpga axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+19859,"ysyxSoCFull fpga axi4yank auto_in_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4yank auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+5451,"ysyxSoCFull fpga axi4yank auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5452,"ysyxSoCFull fpga axi4yank auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5453,"ysyxSoCFull fpga axi4yank auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga axi4yank auto_out_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4yank auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull fpga axi4yank auto_out_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4yank auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+11941,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+20368,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11942,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+11943,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+11944,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11945,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11946,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+11947,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+20369,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11948,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+11949,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+11950,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11951,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11952,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+11953,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+20370,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11954,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+11955,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+11956,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11957,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11958,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+11959,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+20371,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11960,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+11961,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+11962,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11963,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11964,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+11965,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+20372,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11966,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+11967,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+11968,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11969,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11970,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+11971,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+20373,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11972,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+11973,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+11974,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11975,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11976,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+11977,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+20374,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11978,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+11979,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+11980,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11981,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11982,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+11983,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+20375,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11984,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+11985,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+11986,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11987,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11988,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+11989,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+20376,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+11991,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+11992,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11993,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11994,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+11995,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+20377,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11996,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+11997,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+11998,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11999,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12000,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+12001,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+20378,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12002,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+12003,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+12004,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12005,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12006,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+12007,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+20379,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12008,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+12009,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+12010,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12011,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12012,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+12013,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+20380,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12014,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+12015,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+12016,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12017,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12018,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+12019,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+20381,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12020,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+12021,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+12022,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12023,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12024,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+12025,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+20382,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12026,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+12027,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+12028,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12029,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12030,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+12031,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+20383,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12032,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+12033,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+12034,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12035,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12036,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+12037,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+20384,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12038,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+12039,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+12040,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12041,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12042,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+12043,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+20385,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12044,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+12045,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+12046,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12047,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12048,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+12049,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+20386,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12050,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+12051,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+12052,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12053,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12054,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+12055,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+20387,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12056,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+12057,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+12058,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12059,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12060,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+12061,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+20388,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12062,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+12063,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+12064,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12065,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12066,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+12067,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+20389,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12068,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+12069,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+12070,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12071,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12072,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+12073,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+20390,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12074,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+12075,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+12076,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12077,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12078,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+12079,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+20391,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12080,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+12081,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+12082,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12083,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12084,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+12085,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+20392,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12086,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+12087,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+12088,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12089,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12090,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+12091,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+20393,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12092,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+12093,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+12094,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12095,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12096,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+12097,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+20394,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12098,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+12099,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+12100,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12101,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12102,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+12103,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+20395,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12104,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+12105,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+12106,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12107,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12108,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+12109,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+20396,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12110,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+12111,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+12112,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12113,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12114,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+12115,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+20397,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12116,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+12117,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+12118,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12119,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12120,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+12121,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+20398,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12122,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+12123,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+12124,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12125,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12126,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+12127,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+20399,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12128,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+12129,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+12130,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12131,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12132,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20400,"ysyxSoCFull fpga axi4yank arsel_0", false,-1);
        tracep->declBit(c+20401,"ysyxSoCFull fpga axi4yank arsel_1", false,-1);
        tracep->declBit(c+20402,"ysyxSoCFull fpga axi4yank arsel_2", false,-1);
        tracep->declBit(c+20403,"ysyxSoCFull fpga axi4yank arsel_3", false,-1);
        tracep->declBit(c+20404,"ysyxSoCFull fpga axi4yank arsel_4", false,-1);
        tracep->declBit(c+20405,"ysyxSoCFull fpga axi4yank arsel_5", false,-1);
        tracep->declBit(c+20406,"ysyxSoCFull fpga axi4yank arsel_6", false,-1);
        tracep->declBit(c+20407,"ysyxSoCFull fpga axi4yank arsel_7", false,-1);
        tracep->declBit(c+20408,"ysyxSoCFull fpga axi4yank arsel_8", false,-1);
        tracep->declBit(c+20409,"ysyxSoCFull fpga axi4yank arsel_9", false,-1);
        tracep->declBit(c+20410,"ysyxSoCFull fpga axi4yank arsel_10", false,-1);
        tracep->declBit(c+20411,"ysyxSoCFull fpga axi4yank arsel_11", false,-1);
        tracep->declBit(c+20412,"ysyxSoCFull fpga axi4yank arsel_12", false,-1);
        tracep->declBit(c+20413,"ysyxSoCFull fpga axi4yank arsel_13", false,-1);
        tracep->declBit(c+20414,"ysyxSoCFull fpga axi4yank arsel_14", false,-1);
        tracep->declBit(c+20415,"ysyxSoCFull fpga axi4yank arsel_15", false,-1);
        tracep->declBit(c+12133,"ysyxSoCFull fpga axi4yank rsel_0", false,-1);
        tracep->declBit(c+12134,"ysyxSoCFull fpga axi4yank rsel_1", false,-1);
        tracep->declBit(c+12135,"ysyxSoCFull fpga axi4yank rsel_2", false,-1);
        tracep->declBit(c+12136,"ysyxSoCFull fpga axi4yank rsel_3", false,-1);
        tracep->declBit(c+12137,"ysyxSoCFull fpga axi4yank rsel_4", false,-1);
        tracep->declBit(c+12138,"ysyxSoCFull fpga axi4yank rsel_5", false,-1);
        tracep->declBit(c+12139,"ysyxSoCFull fpga axi4yank rsel_6", false,-1);
        tracep->declBit(c+12140,"ysyxSoCFull fpga axi4yank rsel_7", false,-1);
        tracep->declBit(c+12141,"ysyxSoCFull fpga axi4yank rsel_8", false,-1);
        tracep->declBit(c+12142,"ysyxSoCFull fpga axi4yank rsel_9", false,-1);
        tracep->declBit(c+12143,"ysyxSoCFull fpga axi4yank rsel_10", false,-1);
        tracep->declBit(c+12144,"ysyxSoCFull fpga axi4yank rsel_11", false,-1);
        tracep->declBit(c+12145,"ysyxSoCFull fpga axi4yank rsel_12", false,-1);
        tracep->declBit(c+12146,"ysyxSoCFull fpga axi4yank rsel_13", false,-1);
        tracep->declBit(c+12147,"ysyxSoCFull fpga axi4yank rsel_14", false,-1);
        tracep->declBit(c+12148,"ysyxSoCFull fpga axi4yank rsel_15", false,-1);
        tracep->declBit(c+20400,"ysyxSoCFull fpga axi4yank awsel_0", false,-1);
        tracep->declBit(c+20401,"ysyxSoCFull fpga axi4yank awsel_1", false,-1);
        tracep->declBit(c+20402,"ysyxSoCFull fpga axi4yank awsel_2", false,-1);
        tracep->declBit(c+20403,"ysyxSoCFull fpga axi4yank awsel_3", false,-1);
        tracep->declBit(c+20404,"ysyxSoCFull fpga axi4yank awsel_4", false,-1);
        tracep->declBit(c+20405,"ysyxSoCFull fpga axi4yank awsel_5", false,-1);
        tracep->declBit(c+20406,"ysyxSoCFull fpga axi4yank awsel_6", false,-1);
        tracep->declBit(c+20407,"ysyxSoCFull fpga axi4yank awsel_7", false,-1);
        tracep->declBit(c+20408,"ysyxSoCFull fpga axi4yank awsel_8", false,-1);
        tracep->declBit(c+20409,"ysyxSoCFull fpga axi4yank awsel_9", false,-1);
        tracep->declBit(c+20410,"ysyxSoCFull fpga axi4yank awsel_10", false,-1);
        tracep->declBit(c+20411,"ysyxSoCFull fpga axi4yank awsel_11", false,-1);
        tracep->declBit(c+20412,"ysyxSoCFull fpga axi4yank awsel_12", false,-1);
        tracep->declBit(c+20413,"ysyxSoCFull fpga axi4yank awsel_13", false,-1);
        tracep->declBit(c+20414,"ysyxSoCFull fpga axi4yank awsel_14", false,-1);
        tracep->declBit(c+20415,"ysyxSoCFull fpga axi4yank awsel_15", false,-1);
        tracep->declBit(c+12149,"ysyxSoCFull fpga axi4yank bsel_0", false,-1);
        tracep->declBit(c+12150,"ysyxSoCFull fpga axi4yank bsel_1", false,-1);
        tracep->declBit(c+12151,"ysyxSoCFull fpga axi4yank bsel_2", false,-1);
        tracep->declBit(c+12152,"ysyxSoCFull fpga axi4yank bsel_3", false,-1);
        tracep->declBit(c+12153,"ysyxSoCFull fpga axi4yank bsel_4", false,-1);
        tracep->declBit(c+12154,"ysyxSoCFull fpga axi4yank bsel_5", false,-1);
        tracep->declBit(c+12155,"ysyxSoCFull fpga axi4yank bsel_6", false,-1);
        tracep->declBit(c+12156,"ysyxSoCFull fpga axi4yank bsel_7", false,-1);
        tracep->declBit(c+12157,"ysyxSoCFull fpga axi4yank bsel_8", false,-1);
        tracep->declBit(c+12158,"ysyxSoCFull fpga axi4yank bsel_9", false,-1);
        tracep->declBit(c+12159,"ysyxSoCFull fpga axi4yank bsel_10", false,-1);
        tracep->declBit(c+12160,"ysyxSoCFull fpga axi4yank bsel_11", false,-1);
        tracep->declBit(c+12161,"ysyxSoCFull fpga axi4yank bsel_12", false,-1);
        tracep->declBit(c+12162,"ysyxSoCFull fpga axi4yank bsel_13", false,-1);
        tracep->declBit(c+12163,"ysyxSoCFull fpga axi4yank bsel_14", false,-1);
        tracep->declBit(c+12164,"ysyxSoCFull fpga axi4yank bsel_15", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+11941,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+20368,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11942,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+11943,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+11944,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11945,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11946,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12165+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11944,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12182,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12183,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17968,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12184+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11945,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12182,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12183,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17968,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12201+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11946,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12182,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12183,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17968,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12183,"ysyxSoCFull fpga axi4yank QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12182,"ysyxSoCFull fpga axi4yank QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12218,"ysyxSoCFull fpga axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+12219,"ysyxSoCFull fpga axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+12220,"ysyxSoCFull fpga axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+12221,"ysyxSoCFull fpga axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+20416,"ysyxSoCFull fpga axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+12222,"ysyxSoCFull fpga axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+12223,"ysyxSoCFull fpga axi4yank QueueCompatibility wrap", false,-1);
        tracep->declBit(c+12224,"ysyxSoCFull fpga axi4yank QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+11947,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+20369,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11948,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+11949,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+11950,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11951,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11952,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12225+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11950,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12242,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12243,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17969,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12244+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11951,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12242,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12243,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17969,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12261+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11952,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12242,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12243,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17969,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12243,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12242,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12278,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+12279,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+12280,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+12281,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+20417,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+12282,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+12283,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+12284,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+11953,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+20370,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11954,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+11955,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+11956,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11957,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11958,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12285+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11956,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12302,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12303,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17970,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12304+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11957,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12302,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12303,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17970,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12321+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11958,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12302,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12303,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17970,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12303,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12302,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12338,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+12339,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+12340,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+12341,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+20418,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+12342,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+12343,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+12344,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+11959,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+20371,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11960,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+11961,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+11962,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11963,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11964,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12345+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11962,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12362,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12363,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17971,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12364+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11963,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12362,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12363,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17971,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12381+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11964,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12362,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12363,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17971,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12363,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12362,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12398,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+12399,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+12400,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+12401,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+20419,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+12402,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+12403,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+12404,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+11965,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+20372,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11966,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+11967,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+11968,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11969,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11970,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12405+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11968,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12423,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17972,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12424+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11969,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12423,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17972,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12441+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11970,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12423,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17972,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12423,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12458,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+12459,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+12460,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+12461,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+20420,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+12462,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+12463,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+12464,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+11971,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+20373,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11972,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+11973,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+11974,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11975,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11976,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12465+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11974,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12482,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12483,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17973,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12484+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11975,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12482,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12483,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17973,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12501+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11976,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12482,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12483,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17973,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12483,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12482,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12518,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+12519,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+12520,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+12521,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+20421,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+12522,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+12523,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+12524,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+11977,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+20374,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11978,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+11979,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+11980,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11981,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11982,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12525+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11980,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12542,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12543,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17974,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12544+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11981,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12542,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12543,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17974,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12561+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11982,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12542,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12543,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17974,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12543,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12542,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12578,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+12579,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+12580,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+12581,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+20422,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+12582,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+12583,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+12584,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+11983,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+20375,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11984,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+11985,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+11986,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11987,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11988,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12585+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11986,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17975,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12586+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11987,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17975,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12587+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11988,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17975,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11985,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+11983,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+20423,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+12588,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+11989,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+20376,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+11991,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+11992,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11993,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11994,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12589+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11992,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17976,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12590+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11993,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17976,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12591+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11994,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17976,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11991,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+11989,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+20424,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+12592,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+11995,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+20377,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11996,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+11997,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+11998,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11999,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12000,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12593+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11998,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17977,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12594+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11999,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17977,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12595+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12000,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17977,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11997,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+11995,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+20425,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+12596,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+12001,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+20378,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12002,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+12003,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+12004,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12005,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12006,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12597+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12004,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17978,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12598+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12005,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17978,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12599+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12006,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17978,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12003,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+12001,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+20426,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+12600,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+12007,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+20379,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12008,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+12009,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+12010,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12011,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12012,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12601+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12010,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17979,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12602+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12011,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17979,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12603+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12012,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17979,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12009,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+12007,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+20427,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+12604,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+12013,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+20380,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12014,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+12015,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+12016,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12017,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12018,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12605+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12016,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17980,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12606+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12017,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17980,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12607+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12018,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17980,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12015,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+12013,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+20428,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+12608,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+12019,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+20381,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12020,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+12021,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+12022,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12023,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12024,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12609+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12022,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17981,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12610+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12023,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17981,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12611+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12024,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17981,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12021,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+12019,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+20429,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+12612,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+12025,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+20382,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12026,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+12027,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+12028,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12029,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12030,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12613+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12028,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17982,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12614+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12029,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17982,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12615+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12030,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17982,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12027,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+12025,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+20430,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+12616,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+12031,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+20383,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12032,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+12033,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+12034,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12035,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12036,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12617+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12034,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17983,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12618+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12035,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17983,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12619+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12036,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17983,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12033,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+12031,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+20431,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+12620,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+12037,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+20384,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12038,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+12039,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+12040,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12041,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12042,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12621+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12040,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12638,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12639,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17984,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12640+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12041,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12638,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12639,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17984,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12657+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12042,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12638,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12639,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17984,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12639,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12638,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12674,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+12675,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+12676,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+12677,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+20432,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+12678,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+12679,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+12680,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+12043,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+20385,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12044,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+12045,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+12046,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12047,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12048,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12681+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12046,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12698,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12699,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17985,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12700+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12047,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12698,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12699,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17985,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12717+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12048,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12698,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12699,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17985,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12699,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12698,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12734,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+12735,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+12736,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+12737,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+20433,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+12738,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+12739,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+12740,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+12049,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+20386,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12050,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+12051,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+12052,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12053,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12054,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12741+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12052,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12758,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12759,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17986,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12760+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12053,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12758,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12759,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17986,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12777+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12054,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12758,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12759,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17986,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12759,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12758,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12794,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+12795,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+12796,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+12797,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+20434,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+12798,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+12799,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+12800,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+12055,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+20387,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12056,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+12057,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+12058,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12059,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12060,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12801+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12058,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12818,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12819,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17987,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12820+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12059,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12818,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12819,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17987,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12837+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12060,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12818,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12819,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17987,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12819,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12818,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12854,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+12855,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+12856,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+12857,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+20435,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+12858,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+12859,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+12860,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+12061,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+20388,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12062,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+12063,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+12064,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12065,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12066,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12861+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12064,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12878,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12879,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17988,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12880+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12065,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12878,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12879,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17988,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12897+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12066,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12878,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12879,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17988,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12879,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12878,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12914,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+12915,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+12916,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+12917,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+20436,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+12918,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+12919,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+12920,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+12067,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+20389,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12068,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+12069,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+12070,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12071,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12072,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12921+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12070,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12938,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12939,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17989,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12940+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12071,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12938,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12939,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17989,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12957+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12072,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12938,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12939,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17989,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12939,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12938,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12974,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+12975,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+12976,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+12977,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+20437,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+12978,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+12979,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+12980,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+12073,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+20390,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12074,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+12075,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+12076,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12077,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12078,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12981+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12076,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12998,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12999,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17990,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+13000+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12077,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12998,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12999,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17990,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+13017+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12078,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12998,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12999,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17990,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12999,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12998,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+13034,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+13035,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+13036,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+13037,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+20438,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+13038,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+13039,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+13040,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+12079,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+20391,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12080,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+12081,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+12082,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12083,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12084,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13041+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12082,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17991,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13042+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12083,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17991,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13043+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12084,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17991,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12081,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+12079,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+20439,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+13044,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+12085,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+20392,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12086,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+12087,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+12088,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12089,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12090,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13045+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12088,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17992,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13046+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12089,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17992,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13047+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12090,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17992,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12087,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+12085,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+20440,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+13048,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+12091,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+20393,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12092,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+12093,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+12094,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12095,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12096,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13049+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12094,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17993,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13050+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12095,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17993,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13051+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12096,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17993,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12093,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+12091,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+20441,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+13052,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+12097,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+20394,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12098,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+12099,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+12100,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12101,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12102,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13053+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12100,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17994,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13054+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12101,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17994,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13055+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12102,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17994,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12099,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+12097,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+20442,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+13056,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+12103,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+20395,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12104,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+12105,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+12106,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12107,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12108,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13057+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12106,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17995,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13058+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12107,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17995,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13059+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12108,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17995,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12105,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+12103,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+20443,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+13060,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+12109,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+20396,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12110,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+12111,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+12112,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12113,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12114,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13061+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12112,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17996,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13062+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12113,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17996,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13063+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12114,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17996,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12111,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+12109,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+20444,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+13064,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+12115,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+20397,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12116,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+12117,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+12118,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12119,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12120,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13065+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12118,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17997,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13066+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12119,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17997,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13067+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12120,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17997,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12117,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+12115,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+20445,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+13068,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+12121,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+20398,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12122,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+12123,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+12124,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12125,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12126,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13069+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12124,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17998,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13070+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12125,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17998,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13071+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12126,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17998,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12123,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+12121,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+20446,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+13072,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+12127,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+20399,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+12128,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+12129,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+12130,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+12131,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+12132,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13073+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12130,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17999,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13074+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12131,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17999,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13075+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+12132,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17999,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+12129,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+12127,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+20447,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+13076,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster tl2axi4 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster tl2axi4 reset", false,-1);
        tracep->declBit(c+19095,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+19096,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19091,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+16830,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+19142,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+16839,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+19142,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+19487,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19096,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13077,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+13078,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+13079,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+13080,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+13081,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+19488,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+19091,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19489,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+13082,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+19490,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+19491,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19492,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19493,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19494,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19199,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+17250,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+19142,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17251,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull asic chipMaster tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+13083,"ysyxSoCFull asic chipMaster tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+13084,"ysyxSoCFull asic chipMaster tl2axi4 idle_6", false,-1);
        tracep->declBit(c+13085,"ysyxSoCFull asic chipMaster tl2axi4 write_6", false,-1);
        tracep->declBit(c+17252,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+19495,"ysyxSoCFull asic chipMaster tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+13086,"ysyxSoCFull asic chipMaster tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+13087,"ysyxSoCFull asic chipMaster tl2axi4 idle_5", false,-1);
        tracep->declBit(c+13088,"ysyxSoCFull asic chipMaster tl2axi4 write_5", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+19496,"ysyxSoCFull asic chipMaster tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+13089,"ysyxSoCFull asic chipMaster tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+13090,"ysyxSoCFull asic chipMaster tl2axi4 idle_4", false,-1);
        tracep->declBit(c+13091,"ysyxSoCFull asic chipMaster tl2axi4 write_4", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+19497,"ysyxSoCFull asic chipMaster tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+13092,"ysyxSoCFull asic chipMaster tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+13093,"ysyxSoCFull asic chipMaster tl2axi4 idle_3", false,-1);
        tracep->declBit(c+13094,"ysyxSoCFull asic chipMaster tl2axi4 write_3", false,-1);
        tracep->declBit(c+17255,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+19498,"ysyxSoCFull asic chipMaster tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+13095,"ysyxSoCFull asic chipMaster tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+13096,"ysyxSoCFull asic chipMaster tl2axi4 idle_2", false,-1);
        tracep->declBit(c+13097,"ysyxSoCFull asic chipMaster tl2axi4 write_2", false,-1);
        tracep->declBit(c+17256,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+19499,"ysyxSoCFull asic chipMaster tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+13098,"ysyxSoCFull asic chipMaster tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+13099,"ysyxSoCFull asic chipMaster tl2axi4 idle_1", false,-1);
        tracep->declBit(c+13100,"ysyxSoCFull asic chipMaster tl2axi4 write_1", false,-1);
        tracep->declBit(c+17257,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+19500,"ysyxSoCFull asic chipMaster tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+13101,"ysyxSoCFull asic chipMaster tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+13102,"ysyxSoCFull asic chipMaster tl2axi4 idle", false,-1);
        tracep->declBit(c+13103,"ysyxSoCFull asic chipMaster tl2axi4 write", false,-1);
        tracep->declBit(c+17258,"ysyxSoCFull asic chipMaster tl2axi4 mismatch", false,-1);
        tracep->declBit(c+19501,"ysyxSoCFull asic chipMaster tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+13104,"ysyxSoCFull asic chipMaster tl2axi4 count_23", false,-1);
        tracep->declBit(c+13105,"ysyxSoCFull asic chipMaster tl2axi4 idle_22", false,-1);
        tracep->declBit(c+13106,"ysyxSoCFull asic chipMaster tl2axi4 count_22", false,-1);
        tracep->declBit(c+13107,"ysyxSoCFull asic chipMaster tl2axi4 idle_21", false,-1);
        tracep->declBit(c+13108,"ysyxSoCFull asic chipMaster tl2axi4 count_21", false,-1);
        tracep->declBit(c+13109,"ysyxSoCFull asic chipMaster tl2axi4 idle_20", false,-1);
        tracep->declBit(c+13110,"ysyxSoCFull asic chipMaster tl2axi4 count_20", false,-1);
        tracep->declBit(c+13111,"ysyxSoCFull asic chipMaster tl2axi4 idle_19", false,-1);
        tracep->declBit(c+13112,"ysyxSoCFull asic chipMaster tl2axi4 count_19", false,-1);
        tracep->declBit(c+13113,"ysyxSoCFull asic chipMaster tl2axi4 idle_18", false,-1);
        tracep->declBit(c+13114,"ysyxSoCFull asic chipMaster tl2axi4 count_18", false,-1);
        tracep->declBit(c+13115,"ysyxSoCFull asic chipMaster tl2axi4 idle_17", false,-1);
        tracep->declBit(c+13116,"ysyxSoCFull asic chipMaster tl2axi4 count_17", false,-1);
        tracep->declBit(c+13117,"ysyxSoCFull asic chipMaster tl2axi4 idle_16", false,-1);
        tracep->declBit(c+13118,"ysyxSoCFull asic chipMaster tl2axi4 count_16", false,-1);
        tracep->declBit(c+13119,"ysyxSoCFull asic chipMaster tl2axi4 idle_15", false,-1);
        tracep->declBit(c+13120,"ysyxSoCFull asic chipMaster tl2axi4 count_15", false,-1);
        tracep->declBit(c+13121,"ysyxSoCFull asic chipMaster tl2axi4 idle_14", false,-1);
        tracep->declBit(c+13122,"ysyxSoCFull asic chipMaster tl2axi4 count_14", false,-1);
        tracep->declBit(c+13123,"ysyxSoCFull asic chipMaster tl2axi4 idle_13", false,-1);
        tracep->declBit(c+13124,"ysyxSoCFull asic chipMaster tl2axi4 count_13", false,-1);
        tracep->declBit(c+13125,"ysyxSoCFull asic chipMaster tl2axi4 idle_12", false,-1);
        tracep->declBit(c+13126,"ysyxSoCFull asic chipMaster tl2axi4 count_12", false,-1);
        tracep->declBit(c+13127,"ysyxSoCFull asic chipMaster tl2axi4 idle_11", false,-1);
        tracep->declBit(c+13128,"ysyxSoCFull asic chipMaster tl2axi4 count_11", false,-1);
        tracep->declBit(c+13129,"ysyxSoCFull asic chipMaster tl2axi4 idle_10", false,-1);
        tracep->declBit(c+13130,"ysyxSoCFull asic chipMaster tl2axi4 count_10", false,-1);
        tracep->declBit(c+13131,"ysyxSoCFull asic chipMaster tl2axi4 idle_9", false,-1);
        tracep->declBit(c+13132,"ysyxSoCFull asic chipMaster tl2axi4 count_9", false,-1);
        tracep->declBit(c+13133,"ysyxSoCFull asic chipMaster tl2axi4 idle_8", false,-1);
        tracep->declBit(c+13134,"ysyxSoCFull asic chipMaster tl2axi4 count_8", false,-1);
        tracep->declBit(c+13135,"ysyxSoCFull asic chipMaster tl2axi4 idle_7", false,-1);
        tracep->declBus(c+13136,"ysyxSoCFull asic chipMaster tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+13137,"ysyxSoCFull asic chipMaster tl2axi4 a_first", false,-1);
        tracep->declBit(c+19502,"ysyxSoCFull asic chipMaster tl2axi4 stall", false,-1);
        tracep->declBit(c+13138,"ysyxSoCFull asic chipMaster tl2axi4 doneAW", false,-1);
        tracep->declBit(c+13082,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+13081,"ysyxSoCFull asic chipMaster tl2axi4 out_wready", false,-1);
        tracep->declBit(c+19503,"ysyxSoCFull asic chipMaster tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+19198,"ysyxSoCFull asic chipMaster tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+19504,"ysyxSoCFull asic chipMaster tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+13139,"ysyxSoCFull asic chipMaster tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+17259,"ysyxSoCFull asic chipMaster tl2axi4 a_last", false,-1);
        tracep->declBit(c+17251,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+17250,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+19505,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+19506,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+13140,"ysyxSoCFull asic chipMaster tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+13141,"ysyxSoCFull asic chipMaster tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+13140,"ysyxSoCFull asic chipMaster tl2axi4 r_wins", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+13142,"ysyxSoCFull asic chipMaster tl2axi4 r_first", false,-1);
        tracep->declBit(c+13143,"ysyxSoCFull asic chipMaster tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 b_denied", false,-1);
        tracep->declBit(c+13144,"ysyxSoCFull asic chipMaster tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+13145,"ysyxSoCFull asic chipMaster tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+13146,"ysyxSoCFull asic chipMaster tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+19507,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+19508,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+19509,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+19510,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+19511,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+19512,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+19513,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+19514,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+19515,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+19516,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+19517,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+19518,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+19519,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+19520,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+19523,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+19524,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+19525,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+19527,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+19528,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+19529,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+13147,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+13148,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+13149,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+13150,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+13151,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+13152,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+13153,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+13154,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+13155,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+13156,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+13157,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+13158,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+13159,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+13160,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+13161,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+13163,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+13164,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+13165,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+13166,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+13167,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+13168,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+13169,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+13170,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+13171,"ysyxSoCFull asic chipMaster tl2axi4 d_last", false,-1);
        tracep->declBit(c+19530,"ysyxSoCFull asic chipMaster tl2axi4 inc", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec", false,-1);
        tracep->declBit(c+19531,"ysyxSoCFull asic chipMaster tl2axi4 inc_1", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_1", false,-1);
        tracep->declBit(c+19532,"ysyxSoCFull asic chipMaster tl2axi4 inc_2", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_2", false,-1);
        tracep->declBit(c+19533,"ysyxSoCFull asic chipMaster tl2axi4 inc_3", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_3", false,-1);
        tracep->declBit(c+19534,"ysyxSoCFull asic chipMaster tl2axi4 inc_4", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_4", false,-1);
        tracep->declBit(c+19535,"ysyxSoCFull asic chipMaster tl2axi4 inc_5", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_5", false,-1);
        tracep->declBit(c+19536,"ysyxSoCFull asic chipMaster tl2axi4 inc_6", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_6", false,-1);
        tracep->declBit(c+19537,"ysyxSoCFull asic chipMaster tl2axi4 inc_7", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_7", false,-1);
        tracep->declBit(c+19538,"ysyxSoCFull asic chipMaster tl2axi4 inc_8", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_8", false,-1);
        tracep->declBit(c+19539,"ysyxSoCFull asic chipMaster tl2axi4 inc_9", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_9", false,-1);
        tracep->declBit(c+19540,"ysyxSoCFull asic chipMaster tl2axi4 inc_10", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_10", false,-1);
        tracep->declBit(c+19541,"ysyxSoCFull asic chipMaster tl2axi4 inc_11", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_11", false,-1);
        tracep->declBit(c+19542,"ysyxSoCFull asic chipMaster tl2axi4 inc_12", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_12", false,-1);
        tracep->declBit(c+19543,"ysyxSoCFull asic chipMaster tl2axi4 inc_13", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_13", false,-1);
        tracep->declBit(c+19544,"ysyxSoCFull asic chipMaster tl2axi4 inc_14", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_14", false,-1);
        tracep->declBit(c+19545,"ysyxSoCFull asic chipMaster tl2axi4 inc_15", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_15", false,-1);
        tracep->declBit(c+19546,"ysyxSoCFull asic chipMaster tl2axi4 inc_16", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_16", false,-1);
        tracep->declBit(c+19547,"ysyxSoCFull asic chipMaster tl2axi4 inc_17", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_17", false,-1);
        tracep->declBit(c+19548,"ysyxSoCFull asic chipMaster tl2axi4 inc_18", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_18", false,-1);
        tracep->declBit(c+19549,"ysyxSoCFull asic chipMaster tl2axi4 inc_19", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_19", false,-1);
        tracep->declBit(c+19550,"ysyxSoCFull asic chipMaster tl2axi4 inc_20", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_20", false,-1);
        tracep->declBit(c+19551,"ysyxSoCFull asic chipMaster tl2axi4 inc_21", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_21", false,-1);
        tracep->declBit(c+19552,"ysyxSoCFull asic chipMaster tl2axi4 inc_22", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 dec_22", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+19487,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19096,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13077,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+13078,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+13079,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+13080,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+19159,"ysyxSoCFull asic chipMaster tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19160,"ysyxSoCFull asic chipMaster tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+19161,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19162,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19163,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+19164,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+19165,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+19553,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+19554,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19168,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+19169,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+19170,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19555,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19556,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19557,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19558,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19559,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19560,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19561,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19562,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+19179,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19563,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19564,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19565,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19566,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19567,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19568,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19569,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19570,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19571,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19572,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19573,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19574,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19575,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19576,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19577,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19578,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19579,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+13172,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+19198,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19199,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13173,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+13174,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+13175,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+13176,"ysyxSoCFull asic chipMaster tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13177,"ysyxSoCFull asic chipMaster tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+13178,"ysyxSoCFull asic chipMaster tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+13179,"ysyxSoCFull asic chipMaster tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+13180,"ysyxSoCFull asic chipMaster tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+13181,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+296,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13182,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+13183,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+13184,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+21739,"ysyxSoCFull asic chipMaster tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+21740,"ysyxSoCFull asic chipMaster tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+21741,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+21742,"ysyxSoCFull asic chipMaster tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+13185,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+13189,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+13205,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+13221,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+13222,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+13223,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+13224,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+13225,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+13226,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+19580,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17260,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17261,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17262,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+20832,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+20832,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17266,"ysyxSoCFull asic chipMaster tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+13227,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+13228,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17267,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+21743,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17283,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+13229,"ysyxSoCFull asic chipMaster tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+13230,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+13234,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+13250,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+13251,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+13252,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+13253,"ysyxSoCFull asic chipMaster tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+21743,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+13254,"ysyxSoCFull asic chipMaster tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster tl2axi4 deq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster tl2axi4 deq reset", false,-1);
        tracep->declBit(c+13081,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+19488,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+19091,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19489,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+13255+i*2,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+13257,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19091,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19584,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13259+i*1,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+13260,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+19584,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13261+i*1,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+13262,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19489,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19584,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+13263,"ysyxSoCFull asic chipMaster tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+13081,"ysyxSoCFull asic chipMaster tl2axi4 deq empty", false,-1);
        tracep->declBit(c+19584,"ysyxSoCFull asic chipMaster tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+13082,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+19490,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+19491,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19492,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19493,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19494,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19199,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+17250,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+19142,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17251,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13264+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+13265,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19491,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13266+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+13267,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13268+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+13269,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19492,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13270+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+13271,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19493,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13272+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+13273,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20836,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13274+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+13275,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19494,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13276+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+13277,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13278+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+13279,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+13280,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+13082,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4 reset", false,-1);
        tracep->declBit(c+19831,"ysyxSoCFull fpga tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+19832,"ysyxSoCFull fpga tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5406,"ysyxSoCFull fpga tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+5407,"ysyxSoCFull fpga tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+5408,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5409,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5410,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5411,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5412,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17369,"ysyxSoCFull fpga tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+19855,"ysyxSoCFull fpga tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+19860,"ysyxSoCFull fpga tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+5454,"ysyxSoCFull fpga tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+5448,"ysyxSoCFull fpga tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5449,"ysyxSoCFull fpga tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17370,"ysyxSoCFull fpga tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+19859,"ysyxSoCFull fpga tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+19860,"ysyxSoCFull fpga tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+5455,"ysyxSoCFull fpga tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+5451,"ysyxSoCFull fpga tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5452,"ysyxSoCFull fpga tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+20448,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19832,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5406,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+13281,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+5408,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13282,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+13283,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+13284,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+13285,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+13286,"ysyxSoCFull fpga tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+20449,"ysyxSoCFull fpga tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20450,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+13287,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+20451,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+20452,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20453,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20454,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20455,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19947,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+20456,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+20457,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+19860,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20458,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+19947,"ysyxSoCFull fpga tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+13288,"ysyxSoCFull fpga tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+13289,"ysyxSoCFull fpga tl2axi4 idle_6", false,-1);
        tracep->declBit(c+13290,"ysyxSoCFull fpga tl2axi4 write_6", false,-1);
        tracep->declBit(c+18000,"ysyxSoCFull fpga tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+20459,"ysyxSoCFull fpga tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+13291,"ysyxSoCFull fpga tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+13292,"ysyxSoCFull fpga tl2axi4 idle_5", false,-1);
        tracep->declBit(c+13293,"ysyxSoCFull fpga tl2axi4 write_5", false,-1);
        tracep->declBit(c+18001,"ysyxSoCFull fpga tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+20460,"ysyxSoCFull fpga tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+13294,"ysyxSoCFull fpga tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+13295,"ysyxSoCFull fpga tl2axi4 idle_4", false,-1);
        tracep->declBit(c+13296,"ysyxSoCFull fpga tl2axi4 write_4", false,-1);
        tracep->declBit(c+18002,"ysyxSoCFull fpga tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+20461,"ysyxSoCFull fpga tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+13297,"ysyxSoCFull fpga tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+13298,"ysyxSoCFull fpga tl2axi4 idle_3", false,-1);
        tracep->declBit(c+13299,"ysyxSoCFull fpga tl2axi4 write_3", false,-1);
        tracep->declBit(c+18003,"ysyxSoCFull fpga tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+20462,"ysyxSoCFull fpga tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+13300,"ysyxSoCFull fpga tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+13301,"ysyxSoCFull fpga tl2axi4 idle_2", false,-1);
        tracep->declBit(c+13302,"ysyxSoCFull fpga tl2axi4 write_2", false,-1);
        tracep->declBit(c+18004,"ysyxSoCFull fpga tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+20463,"ysyxSoCFull fpga tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+13303,"ysyxSoCFull fpga tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+13304,"ysyxSoCFull fpga tl2axi4 idle_1", false,-1);
        tracep->declBit(c+13305,"ysyxSoCFull fpga tl2axi4 write_1", false,-1);
        tracep->declBit(c+18005,"ysyxSoCFull fpga tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+20464,"ysyxSoCFull fpga tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+13306,"ysyxSoCFull fpga tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+13307,"ysyxSoCFull fpga tl2axi4 idle", false,-1);
        tracep->declBit(c+13308,"ysyxSoCFull fpga tl2axi4 write", false,-1);
        tracep->declBit(c+18006,"ysyxSoCFull fpga tl2axi4 mismatch", false,-1);
        tracep->declBit(c+20465,"ysyxSoCFull fpga tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+13309,"ysyxSoCFull fpga tl2axi4 count_23", false,-1);
        tracep->declBit(c+13310,"ysyxSoCFull fpga tl2axi4 idle_22", false,-1);
        tracep->declBit(c+13311,"ysyxSoCFull fpga tl2axi4 count_22", false,-1);
        tracep->declBit(c+13312,"ysyxSoCFull fpga tl2axi4 idle_21", false,-1);
        tracep->declBit(c+13313,"ysyxSoCFull fpga tl2axi4 count_21", false,-1);
        tracep->declBit(c+13314,"ysyxSoCFull fpga tl2axi4 idle_20", false,-1);
        tracep->declBit(c+13315,"ysyxSoCFull fpga tl2axi4 count_20", false,-1);
        tracep->declBit(c+13316,"ysyxSoCFull fpga tl2axi4 idle_19", false,-1);
        tracep->declBit(c+13317,"ysyxSoCFull fpga tl2axi4 count_19", false,-1);
        tracep->declBit(c+13318,"ysyxSoCFull fpga tl2axi4 idle_18", false,-1);
        tracep->declBit(c+13319,"ysyxSoCFull fpga tl2axi4 count_18", false,-1);
        tracep->declBit(c+13320,"ysyxSoCFull fpga tl2axi4 idle_17", false,-1);
        tracep->declBit(c+13321,"ysyxSoCFull fpga tl2axi4 count_17", false,-1);
        tracep->declBit(c+13322,"ysyxSoCFull fpga tl2axi4 idle_16", false,-1);
        tracep->declBit(c+13323,"ysyxSoCFull fpga tl2axi4 count_16", false,-1);
        tracep->declBit(c+13324,"ysyxSoCFull fpga tl2axi4 idle_15", false,-1);
        tracep->declBit(c+13325,"ysyxSoCFull fpga tl2axi4 count_15", false,-1);
        tracep->declBit(c+13326,"ysyxSoCFull fpga tl2axi4 idle_14", false,-1);
        tracep->declBit(c+13327,"ysyxSoCFull fpga tl2axi4 count_14", false,-1);
        tracep->declBit(c+13328,"ysyxSoCFull fpga tl2axi4 idle_13", false,-1);
        tracep->declBit(c+13329,"ysyxSoCFull fpga tl2axi4 count_13", false,-1);
        tracep->declBit(c+13330,"ysyxSoCFull fpga tl2axi4 idle_12", false,-1);
        tracep->declBit(c+13331,"ysyxSoCFull fpga tl2axi4 count_12", false,-1);
        tracep->declBit(c+13332,"ysyxSoCFull fpga tl2axi4 idle_11", false,-1);
        tracep->declBit(c+13333,"ysyxSoCFull fpga tl2axi4 count_11", false,-1);
        tracep->declBit(c+13334,"ysyxSoCFull fpga tl2axi4 idle_10", false,-1);
        tracep->declBit(c+13335,"ysyxSoCFull fpga tl2axi4 count_10", false,-1);
        tracep->declBit(c+13336,"ysyxSoCFull fpga tl2axi4 idle_9", false,-1);
        tracep->declBit(c+13337,"ysyxSoCFull fpga tl2axi4 count_9", false,-1);
        tracep->declBit(c+13338,"ysyxSoCFull fpga tl2axi4 idle_8", false,-1);
        tracep->declBit(c+13339,"ysyxSoCFull fpga tl2axi4 count_8", false,-1);
        tracep->declBit(c+13340,"ysyxSoCFull fpga tl2axi4 idle_7", false,-1);
        tracep->declBus(c+13341,"ysyxSoCFull fpga tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+13342,"ysyxSoCFull fpga tl2axi4 a_first", false,-1);
        tracep->declBit(c+20466,"ysyxSoCFull fpga tl2axi4 stall", false,-1);
        tracep->declBit(c+13343,"ysyxSoCFull fpga tl2axi4 doneAW", false,-1);
        tracep->declBit(c+13287,"ysyxSoCFull fpga tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+13286,"ysyxSoCFull fpga tl2axi4 out_wready", false,-1);
        tracep->declBit(c+20467,"ysyxSoCFull fpga tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+20283,"ysyxSoCFull fpga tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+20468,"ysyxSoCFull fpga tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+13344,"ysyxSoCFull fpga tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+18007,"ysyxSoCFull fpga tl2axi4 a_last", false,-1);
        tracep->declBit(c+20458,"ysyxSoCFull fpga tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+20457,"ysyxSoCFull fpga tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+20469,"ysyxSoCFull fpga tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+20470,"ysyxSoCFull fpga tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+13345,"ysyxSoCFull fpga tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+13346,"ysyxSoCFull fpga tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+13347,"ysyxSoCFull fpga tl2axi4 r_wins", false,-1);
        tracep->declBit(c+13348,"ysyxSoCFull fpga tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+13349,"ysyxSoCFull fpga tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+13350,"ysyxSoCFull fpga tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+13351,"ysyxSoCFull fpga tl2axi4 r_first", false,-1);
        tracep->declBit(c+13352,"ysyxSoCFull fpga tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+13353,"ysyxSoCFull fpga tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+13354,"ysyxSoCFull fpga tl2axi4 b_denied", false,-1);
        tracep->declBit(c+13355,"ysyxSoCFull fpga tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+13357,"ysyxSoCFull fpga tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+20471,"ysyxSoCFull fpga tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+20472,"ysyxSoCFull fpga tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+20473,"ysyxSoCFull fpga tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+20474,"ysyxSoCFull fpga tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+20475,"ysyxSoCFull fpga tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+20476,"ysyxSoCFull fpga tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+20477,"ysyxSoCFull fpga tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+20478,"ysyxSoCFull fpga tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+20479,"ysyxSoCFull fpga tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+20480,"ysyxSoCFull fpga tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+20481,"ysyxSoCFull fpga tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+20482,"ysyxSoCFull fpga tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+20483,"ysyxSoCFull fpga tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+20484,"ysyxSoCFull fpga tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+20485,"ysyxSoCFull fpga tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+20486,"ysyxSoCFull fpga tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+20487,"ysyxSoCFull fpga tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+20488,"ysyxSoCFull fpga tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+20489,"ysyxSoCFull fpga tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+20490,"ysyxSoCFull fpga tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+20491,"ysyxSoCFull fpga tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+20492,"ysyxSoCFull fpga tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+20493,"ysyxSoCFull fpga tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+13358,"ysyxSoCFull fpga tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+13359,"ysyxSoCFull fpga tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+13360,"ysyxSoCFull fpga tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+13361,"ysyxSoCFull fpga tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+13362,"ysyxSoCFull fpga tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+13363,"ysyxSoCFull fpga tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+13364,"ysyxSoCFull fpga tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+13365,"ysyxSoCFull fpga tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+13366,"ysyxSoCFull fpga tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+13367,"ysyxSoCFull fpga tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+13368,"ysyxSoCFull fpga tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+13369,"ysyxSoCFull fpga tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+13370,"ysyxSoCFull fpga tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+13371,"ysyxSoCFull fpga tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+13373,"ysyxSoCFull fpga tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+13374,"ysyxSoCFull fpga tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+13375,"ysyxSoCFull fpga tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+13376,"ysyxSoCFull fpga tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+13377,"ysyxSoCFull fpga tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+13378,"ysyxSoCFull fpga tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+13379,"ysyxSoCFull fpga tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+13380,"ysyxSoCFull fpga tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+13381,"ysyxSoCFull fpga tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+13382,"ysyxSoCFull fpga tl2axi4 d_last", false,-1);
        tracep->declBit(c+20494,"ysyxSoCFull fpga tl2axi4 inc", false,-1);
        tracep->declBit(c+13383,"ysyxSoCFull fpga tl2axi4 dec", false,-1);
        tracep->declBit(c+20495,"ysyxSoCFull fpga tl2axi4 inc_1", false,-1);
        tracep->declBit(c+13384,"ysyxSoCFull fpga tl2axi4 dec_1", false,-1);
        tracep->declBit(c+20496,"ysyxSoCFull fpga tl2axi4 inc_2", false,-1);
        tracep->declBit(c+13385,"ysyxSoCFull fpga tl2axi4 dec_2", false,-1);
        tracep->declBit(c+20497,"ysyxSoCFull fpga tl2axi4 inc_3", false,-1);
        tracep->declBit(c+13386,"ysyxSoCFull fpga tl2axi4 dec_3", false,-1);
        tracep->declBit(c+20498,"ysyxSoCFull fpga tl2axi4 inc_4", false,-1);
        tracep->declBit(c+13387,"ysyxSoCFull fpga tl2axi4 dec_4", false,-1);
        tracep->declBit(c+20499,"ysyxSoCFull fpga tl2axi4 inc_5", false,-1);
        tracep->declBit(c+13388,"ysyxSoCFull fpga tl2axi4 dec_5", false,-1);
        tracep->declBit(c+20500,"ysyxSoCFull fpga tl2axi4 inc_6", false,-1);
        tracep->declBit(c+13389,"ysyxSoCFull fpga tl2axi4 dec_6", false,-1);
        tracep->declBit(c+20501,"ysyxSoCFull fpga tl2axi4 inc_7", false,-1);
        tracep->declBit(c+13390,"ysyxSoCFull fpga tl2axi4 dec_7", false,-1);
        tracep->declBit(c+20502,"ysyxSoCFull fpga tl2axi4 inc_8", false,-1);
        tracep->declBit(c+13391,"ysyxSoCFull fpga tl2axi4 dec_8", false,-1);
        tracep->declBit(c+20503,"ysyxSoCFull fpga tl2axi4 inc_9", false,-1);
        tracep->declBit(c+13392,"ysyxSoCFull fpga tl2axi4 dec_9", false,-1);
        tracep->declBit(c+20504,"ysyxSoCFull fpga tl2axi4 inc_10", false,-1);
        tracep->declBit(c+13393,"ysyxSoCFull fpga tl2axi4 dec_10", false,-1);
        tracep->declBit(c+20505,"ysyxSoCFull fpga tl2axi4 inc_11", false,-1);
        tracep->declBit(c+13394,"ysyxSoCFull fpga tl2axi4 dec_11", false,-1);
        tracep->declBit(c+20506,"ysyxSoCFull fpga tl2axi4 inc_12", false,-1);
        tracep->declBit(c+13395,"ysyxSoCFull fpga tl2axi4 dec_12", false,-1);
        tracep->declBit(c+20507,"ysyxSoCFull fpga tl2axi4 inc_13", false,-1);
        tracep->declBit(c+13396,"ysyxSoCFull fpga tl2axi4 dec_13", false,-1);
        tracep->declBit(c+20508,"ysyxSoCFull fpga tl2axi4 inc_14", false,-1);
        tracep->declBit(c+13397,"ysyxSoCFull fpga tl2axi4 dec_14", false,-1);
        tracep->declBit(c+20509,"ysyxSoCFull fpga tl2axi4 inc_15", false,-1);
        tracep->declBit(c+13398,"ysyxSoCFull fpga tl2axi4 dec_15", false,-1);
        tracep->declBit(c+20510,"ysyxSoCFull fpga tl2axi4 inc_16", false,-1);
        tracep->declBit(c+13399,"ysyxSoCFull fpga tl2axi4 dec_16", false,-1);
        tracep->declBit(c+20511,"ysyxSoCFull fpga tl2axi4 inc_17", false,-1);
        tracep->declBit(c+13400,"ysyxSoCFull fpga tl2axi4 dec_17", false,-1);
        tracep->declBit(c+20512,"ysyxSoCFull fpga tl2axi4 inc_18", false,-1);
        tracep->declBit(c+13401,"ysyxSoCFull fpga tl2axi4 dec_18", false,-1);
        tracep->declBit(c+20513,"ysyxSoCFull fpga tl2axi4 inc_19", false,-1);
        tracep->declBit(c+13402,"ysyxSoCFull fpga tl2axi4 dec_19", false,-1);
        tracep->declBit(c+20514,"ysyxSoCFull fpga tl2axi4 inc_20", false,-1);
        tracep->declBit(c+13403,"ysyxSoCFull fpga tl2axi4 dec_20", false,-1);
        tracep->declBit(c+20515,"ysyxSoCFull fpga tl2axi4 inc_21", false,-1);
        tracep->declBit(c+13404,"ysyxSoCFull fpga tl2axi4 dec_21", false,-1);
        tracep->declBit(c+20516,"ysyxSoCFull fpga tl2axi4 inc_22", false,-1);
        tracep->declBit(c+13405,"ysyxSoCFull fpga tl2axi4 dec_22", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+20448,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19832,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5406,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+13281,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+5408,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13282,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+13283,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+13284,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+13285,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19906,"ysyxSoCFull fpga tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+20250,"ysyxSoCFull fpga tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+20517,"ysyxSoCFull fpga tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+20252,"ysyxSoCFull fpga tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+20253,"ysyxSoCFull fpga tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+20254,"ysyxSoCFull fpga tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+19912,"ysyxSoCFull fpga tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+19913,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+20518,"ysyxSoCFull fpga tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+20519,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+20257,"ysyxSoCFull fpga tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+19918,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+20520,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+20521,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+20522,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+20523,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+20524,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+20525,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+20526,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+20527,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+19927,"ysyxSoCFull fpga tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+19928,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+20528,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+20529,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+20530,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+20531,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+20532,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+20533,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+20534,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+20535,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+20536,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+20537,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+20538,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+20539,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+20540,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+20541,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+20542,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+20543,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+20544,"ysyxSoCFull fpga tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+13406,"ysyxSoCFull fpga tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+20283,"ysyxSoCFull fpga tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19947,"ysyxSoCFull fpga tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13407,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+13408,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+13409,"ysyxSoCFull fpga tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+13410,"ysyxSoCFull fpga tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13411,"ysyxSoCFull fpga tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+13412,"ysyxSoCFull fpga tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+13413,"ysyxSoCFull fpga tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+13414,"ysyxSoCFull fpga tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+13415,"ysyxSoCFull fpga tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+5577,"ysyxSoCFull fpga tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13416,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+13417,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+13418,"ysyxSoCFull fpga tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+13419,"ysyxSoCFull fpga tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13420,"ysyxSoCFull fpga tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+13421,"ysyxSoCFull fpga tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+13422,"ysyxSoCFull fpga tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+13423,"ysyxSoCFull fpga tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+13427,"ysyxSoCFull fpga tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+13443,"ysyxSoCFull fpga tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+13459,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+13460,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+13461,"ysyxSoCFull fpga tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+13462,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+13463,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+13464,"ysyxSoCFull fpga tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+20545,"ysyxSoCFull fpga tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+18008,"ysyxSoCFull fpga tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18009,"ysyxSoCFull fpga tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+18010,"ysyxSoCFull fpga tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+13465,"ysyxSoCFull fpga tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+13469,"ysyxSoCFull fpga tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+18014,"ysyxSoCFull fpga tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+13473,"ysyxSoCFull fpga tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+13474,"ysyxSoCFull fpga tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+18015,"ysyxSoCFull fpga tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+13475,"ysyxSoCFull fpga tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+18031,"ysyxSoCFull fpga tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+13491,"ysyxSoCFull fpga tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+13492,"ysyxSoCFull fpga tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+13496,"ysyxSoCFull fpga tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+13512,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+13513,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+13514,"ysyxSoCFull fpga tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+13515,"ysyxSoCFull fpga tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+13519,"ysyxSoCFull fpga tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+13520,"ysyxSoCFull fpga tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+13536,"ysyxSoCFull fpga tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4 deq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4 deq reset", false,-1);
        tracep->declBit(c+13286,"ysyxSoCFull fpga tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+20449,"ysyxSoCFull fpga tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20450,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+13537+i*2,"ysyxSoCFull fpga tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+13539,"ysyxSoCFull fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+18047,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13541+i*1,"ysyxSoCFull fpga tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+13542,"ysyxSoCFull fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+18047,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13543+i*1,"ysyxSoCFull fpga tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+13544,"ysyxSoCFull fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20450,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+18047,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+13545,"ysyxSoCFull fpga tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+13286,"ysyxSoCFull fpga tl2axi4 deq empty", false,-1);
        tracep->declBit(c+18047,"ysyxSoCFull fpga tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+18048,"ysyxSoCFull fpga tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+13287,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+20451,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+20452,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20453,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20454,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20455,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19947,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+20456,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+20457,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+19860,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20458,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13546+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+13547,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20452,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13548+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+13549,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19821,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13550+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+13551,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20453,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13552+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+13553,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20454,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13554+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+13555,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20836,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13556+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+13557,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20455,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13558+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+13559,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13560+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+13561,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19947,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+13562,"ysyxSoCFull fpga tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+13287,"ysyxSoCFull fpga tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull fpga tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+18050,"ysyxSoCFull fpga tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_0 reset", false,-1);
        tracep->declBit(c+7874,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_ready", false,-1);
        tracep->declBit(c+7875,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_last", false,-1);
        tracep->declBit(c+7876,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_ready", false,-1);
        tracep->declBit(c+7877,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_valid", false,-1);
        tracep->declBus(c+7878,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7879,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7881,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7882,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7883,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7884,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7885,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13563+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7878,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13571,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13572,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13573,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13574+i*2,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7879,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13571,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13572,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13573,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13590+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7881,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13571,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13572,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13573,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13598+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7882,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13571,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13572,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13573,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13606+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7883,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13571,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13572,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13573,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13614+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7884,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13571,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13572,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13573,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13622+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last", true,(i+0));}}
        tracep->declBit(c+7885,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13571,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13572,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13573,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13572,"ysyxSoCFull fpga axi4deint qs_queue_0 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13571,"ysyxSoCFull fpga axi4deint qs_queue_0 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13630,"ysyxSoCFull fpga axi4deint qs_queue_0 maybe_full", false,-1);
        tracep->declBit(c+13631,"ysyxSoCFull fpga axi4deint qs_queue_0 ptr_match", false,-1);
        tracep->declBit(c+13632,"ysyxSoCFull fpga axi4deint qs_queue_0 empty", false,-1);
        tracep->declBit(c+13633,"ysyxSoCFull fpga axi4deint qs_queue_0 full", false,-1);
        tracep->declBit(c+13634,"ysyxSoCFull fpga axi4deint qs_queue_0 do_enq", false,-1);
        tracep->declBit(c+13635,"ysyxSoCFull fpga axi4deint qs_queue_0 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_1 reset", false,-1);
        tracep->declBit(c+7886,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_ready", false,-1);
        tracep->declBit(c+7887,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_last", false,-1);
        tracep->declBit(c+7888,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_ready", false,-1);
        tracep->declBit(c+7889,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_valid", false,-1);
        tracep->declBus(c+7890,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7891,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7893,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7894,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7895,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7896,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7897,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13636+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7890,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13644,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13645,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13646,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13647+i*2,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7891,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13644,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13645,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13646,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13663+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7893,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13644,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13645,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13646,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13671+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7894,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13644,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13645,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13646,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13679+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7895,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13644,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13645,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13646,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13687+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7896,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13644,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13645,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13646,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13695+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last", true,(i+0));}}
        tracep->declBit(c+7897,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13644,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13645,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13646,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13645,"ysyxSoCFull fpga axi4deint qs_queue_1 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13644,"ysyxSoCFull fpga axi4deint qs_queue_1 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13703,"ysyxSoCFull fpga axi4deint qs_queue_1 maybe_full", false,-1);
        tracep->declBit(c+13704,"ysyxSoCFull fpga axi4deint qs_queue_1 ptr_match", false,-1);
        tracep->declBit(c+13705,"ysyxSoCFull fpga axi4deint qs_queue_1 empty", false,-1);
        tracep->declBit(c+13706,"ysyxSoCFull fpga axi4deint qs_queue_1 full", false,-1);
        tracep->declBit(c+13707,"ysyxSoCFull fpga axi4deint qs_queue_1 do_enq", false,-1);
        tracep->declBit(c+13708,"ysyxSoCFull fpga axi4deint qs_queue_1 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_2 reset", false,-1);
        tracep->declBit(c+7898,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_ready", false,-1);
        tracep->declBit(c+7899,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_last", false,-1);
        tracep->declBit(c+7900,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_ready", false,-1);
        tracep->declBit(c+7901,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_valid", false,-1);
        tracep->declBus(c+7902,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7903,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7905,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7906,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7907,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7908,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7909,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13709+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7902,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13717,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13718,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13719,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13720+i*2,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7903,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13717,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13718,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13719,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13736+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7905,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13717,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13718,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13719,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13744+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7906,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13717,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13718,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13719,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13752+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7907,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13717,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13718,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13719,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13760+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7908,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13717,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13718,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13719,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13768+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last", true,(i+0));}}
        tracep->declBit(c+7909,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13717,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13718,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13719,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13718,"ysyxSoCFull fpga axi4deint qs_queue_2 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13717,"ysyxSoCFull fpga axi4deint qs_queue_2 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13776,"ysyxSoCFull fpga axi4deint qs_queue_2 maybe_full", false,-1);
        tracep->declBit(c+13777,"ysyxSoCFull fpga axi4deint qs_queue_2 ptr_match", false,-1);
        tracep->declBit(c+13778,"ysyxSoCFull fpga axi4deint qs_queue_2 empty", false,-1);
        tracep->declBit(c+13779,"ysyxSoCFull fpga axi4deint qs_queue_2 full", false,-1);
        tracep->declBit(c+13780,"ysyxSoCFull fpga axi4deint qs_queue_2 do_enq", false,-1);
        tracep->declBit(c+13781,"ysyxSoCFull fpga axi4deint qs_queue_2 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_3 reset", false,-1);
        tracep->declBit(c+7910,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_ready", false,-1);
        tracep->declBit(c+7911,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_last", false,-1);
        tracep->declBit(c+7912,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_ready", false,-1);
        tracep->declBit(c+7913,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_valid", false,-1);
        tracep->declBus(c+7914,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7915,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7917,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7918,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7919,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7920,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7921,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13782+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7914,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13790,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13791,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13792,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13793+i*2,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7915,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13790,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13791,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13792,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13809+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7917,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13790,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13791,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13792,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13817+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7918,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13790,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13791,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13792,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13825+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7919,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13790,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13791,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13792,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13833+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7920,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13790,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13791,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13792,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13841+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last", true,(i+0));}}
        tracep->declBit(c+7921,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13790,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13791,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13792,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13791,"ysyxSoCFull fpga axi4deint qs_queue_3 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13790,"ysyxSoCFull fpga axi4deint qs_queue_3 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13849,"ysyxSoCFull fpga axi4deint qs_queue_3 maybe_full", false,-1);
        tracep->declBit(c+13850,"ysyxSoCFull fpga axi4deint qs_queue_3 ptr_match", false,-1);
        tracep->declBit(c+13851,"ysyxSoCFull fpga axi4deint qs_queue_3 empty", false,-1);
        tracep->declBit(c+13852,"ysyxSoCFull fpga axi4deint qs_queue_3 full", false,-1);
        tracep->declBit(c+13853,"ysyxSoCFull fpga axi4deint qs_queue_3 do_enq", false,-1);
        tracep->declBit(c+13854,"ysyxSoCFull fpga axi4deint qs_queue_3 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_4 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_4 reset", false,-1);
        tracep->declBit(c+7922,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_ready", false,-1);
        tracep->declBit(c+7923,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_last", false,-1);
        tracep->declBit(c+7924,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_ready", false,-1);
        tracep->declBit(c+7925,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_valid", false,-1);
        tracep->declBus(c+7926,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7927,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7929,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7930,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7931,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7932,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7933,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13855+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7926,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13863,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13864,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13865,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13866+i*2,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7927,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13863,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13864,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13865,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13882+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7929,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13863,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13864,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13865,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13890+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7930,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13863,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13864,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13865,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13898+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7931,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13863,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13864,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13865,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13906+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7932,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13863,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13864,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13865,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13914+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last", true,(i+0));}}
        tracep->declBit(c+7933,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13863,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13864,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13865,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13864,"ysyxSoCFull fpga axi4deint qs_queue_4 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13863,"ysyxSoCFull fpga axi4deint qs_queue_4 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13922,"ysyxSoCFull fpga axi4deint qs_queue_4 maybe_full", false,-1);
        tracep->declBit(c+13923,"ysyxSoCFull fpga axi4deint qs_queue_4 ptr_match", false,-1);
        tracep->declBit(c+13924,"ysyxSoCFull fpga axi4deint qs_queue_4 empty", false,-1);
        tracep->declBit(c+13925,"ysyxSoCFull fpga axi4deint qs_queue_4 full", false,-1);
        tracep->declBit(c+13926,"ysyxSoCFull fpga axi4deint qs_queue_4 do_enq", false,-1);
        tracep->declBit(c+13927,"ysyxSoCFull fpga axi4deint qs_queue_4 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_5 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_5 reset", false,-1);
        tracep->declBit(c+7934,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_ready", false,-1);
        tracep->declBit(c+7935,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_last", false,-1);
        tracep->declBit(c+7936,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_ready", false,-1);
        tracep->declBit(c+7937,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_valid", false,-1);
        tracep->declBus(c+7938,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7939,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7941,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7942,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7943,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7944,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7945,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13928+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7938,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13936,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13937,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13938,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13939+i*2,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7939,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13936,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13937,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13938,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13955+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7941,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13936,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13937,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13938,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13963+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7942,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13936,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13937,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13938,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13971+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7943,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13936,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13937,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13938,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13979+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7944,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13936,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13937,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13938,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13987+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last", true,(i+0));}}
        tracep->declBit(c+7945,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13936,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13937,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13938,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13937,"ysyxSoCFull fpga axi4deint qs_queue_5 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13936,"ysyxSoCFull fpga axi4deint qs_queue_5 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13995,"ysyxSoCFull fpga axi4deint qs_queue_5 maybe_full", false,-1);
        tracep->declBit(c+13996,"ysyxSoCFull fpga axi4deint qs_queue_5 ptr_match", false,-1);
        tracep->declBit(c+13997,"ysyxSoCFull fpga axi4deint qs_queue_5 empty", false,-1);
        tracep->declBit(c+13998,"ysyxSoCFull fpga axi4deint qs_queue_5 full", false,-1);
        tracep->declBit(c+13999,"ysyxSoCFull fpga axi4deint qs_queue_5 do_enq", false,-1);
        tracep->declBit(c+14000,"ysyxSoCFull fpga axi4deint qs_queue_5 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_6 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_6 reset", false,-1);
        tracep->declBit(c+7946,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_ready", false,-1);
        tracep->declBit(c+7947,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_last", false,-1);
        tracep->declBit(c+7948,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_ready", false,-1);
        tracep->declBit(c+7949,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_valid", false,-1);
        tracep->declBus(c+7950,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7951,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7953,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7954,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7955,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7956,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7957,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14001+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7950,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14009,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14010,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14011,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+14012+i*2,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7951,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14009,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14010,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14011,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14028+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7953,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14009,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14010,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14011,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14036+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7954,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14009,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14010,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+14011,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14044+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7955,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14009,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14010,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+14011,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14052+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7956,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14009,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+14010,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14011,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14060+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last", true,(i+0));}}
        tracep->declBit(c+7957,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14009,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+14010,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14011,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+14010,"ysyxSoCFull fpga axi4deint qs_queue_6 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+14009,"ysyxSoCFull fpga axi4deint qs_queue_6 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+14068,"ysyxSoCFull fpga axi4deint qs_queue_6 maybe_full", false,-1);
        tracep->declBit(c+14069,"ysyxSoCFull fpga axi4deint qs_queue_6 ptr_match", false,-1);
        tracep->declBit(c+14070,"ysyxSoCFull fpga axi4deint qs_queue_6 empty", false,-1);
        tracep->declBit(c+14071,"ysyxSoCFull fpga axi4deint qs_queue_6 full", false,-1);
        tracep->declBit(c+14072,"ysyxSoCFull fpga axi4deint qs_queue_6 do_enq", false,-1);
        tracep->declBit(c+14073,"ysyxSoCFull fpga axi4deint qs_queue_6 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_7 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_7 reset", false,-1);
        tracep->declBit(c+7958,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_ready", false,-1);
        tracep->declBit(c+7959,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_last", false,-1);
        tracep->declBit(c+7960,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_ready", false,-1);
        tracep->declBit(c+7961,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_valid", false,-1);
        tracep->declBus(c+7962,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7963,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7965,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7966,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7967,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7968,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7969,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14074+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7962,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14082,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14083,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+14085+i*2,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7963,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14082,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14083,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14101+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7965,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14082,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14083,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14109+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7966,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14082,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14083,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14117+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7967,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14082,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14083,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14125+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7968,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14082,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+14083,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14133+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last", true,(i+0));}}
        tracep->declBit(c+7969,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14082,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+14083,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+14083,"ysyxSoCFull fpga axi4deint qs_queue_7 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+14082,"ysyxSoCFull fpga axi4deint qs_queue_7 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+14141,"ysyxSoCFull fpga axi4deint qs_queue_7 maybe_full", false,-1);
        tracep->declBit(c+14142,"ysyxSoCFull fpga axi4deint qs_queue_7 ptr_match", false,-1);
        tracep->declBit(c+14143,"ysyxSoCFull fpga axi4deint qs_queue_7 empty", false,-1);
        tracep->declBit(c+14144,"ysyxSoCFull fpga axi4deint qs_queue_7 full", false,-1);
        tracep->declBit(c+14145,"ysyxSoCFull fpga axi4deint qs_queue_7 do_enq", false,-1);
        tracep->declBit(c+14146,"ysyxSoCFull fpga axi4deint qs_queue_7 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_8 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_8 reset", false,-1);
        tracep->declBit(c+7970,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_ready", false,-1);
        tracep->declBit(c+7971,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_last", false,-1);
        tracep->declBit(c+7972,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_ready", false,-1);
        tracep->declBit(c+7973,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_valid", false,-1);
        tracep->declBus(c+7974,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7975,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7977,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7978,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7979,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7980,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7981,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14147+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7974,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14155,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14156,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14157,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+14158+i*2,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7975,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14155,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14156,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14157,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14174+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7977,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14155,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14156,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14157,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14182+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7978,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14155,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14156,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+14157,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14190+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7979,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14155,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14156,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+14157,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14198+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7980,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14155,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+14156,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14157,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14206+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last", true,(i+0));}}
        tracep->declBit(c+7981,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14155,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+14156,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14157,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+14156,"ysyxSoCFull fpga axi4deint qs_queue_8 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+14155,"ysyxSoCFull fpga axi4deint qs_queue_8 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+14214,"ysyxSoCFull fpga axi4deint qs_queue_8 maybe_full", false,-1);
        tracep->declBit(c+14215,"ysyxSoCFull fpga axi4deint qs_queue_8 ptr_match", false,-1);
        tracep->declBit(c+14216,"ysyxSoCFull fpga axi4deint qs_queue_8 empty", false,-1);
        tracep->declBit(c+14217,"ysyxSoCFull fpga axi4deint qs_queue_8 full", false,-1);
        tracep->declBit(c+14218,"ysyxSoCFull fpga axi4deint qs_queue_8 do_enq", false,-1);
        tracep->declBit(c+14219,"ysyxSoCFull fpga axi4deint qs_queue_8 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_9 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_9 reset", false,-1);
        tracep->declBit(c+7982,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_ready", false,-1);
        tracep->declBit(c+7983,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_last", false,-1);
        tracep->declBit(c+7984,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_ready", false,-1);
        tracep->declBit(c+7985,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_valid", false,-1);
        tracep->declBus(c+7986,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7987,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7989,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7990,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7991,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7992,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7993,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14220+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7986,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14228,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14229,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14230,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+14231+i*2,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7987,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14228,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14229,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14230,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14247+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7989,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14228,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14229,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14230,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14255+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7990,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14228,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14229,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+14230,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14263+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7991,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14228,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14229,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+14230,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14271+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7992,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14228,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+14229,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14230,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14279+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last", true,(i+0));}}
        tracep->declBit(c+7993,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14228,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+14229,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14230,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+14229,"ysyxSoCFull fpga axi4deint qs_queue_9 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+14228,"ysyxSoCFull fpga axi4deint qs_queue_9 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+14287,"ysyxSoCFull fpga axi4deint qs_queue_9 maybe_full", false,-1);
        tracep->declBit(c+14288,"ysyxSoCFull fpga axi4deint qs_queue_9 ptr_match", false,-1);
        tracep->declBit(c+14289,"ysyxSoCFull fpga axi4deint qs_queue_9 empty", false,-1);
        tracep->declBit(c+14290,"ysyxSoCFull fpga axi4deint qs_queue_9 full", false,-1);
        tracep->declBit(c+14291,"ysyxSoCFull fpga axi4deint qs_queue_9 do_enq", false,-1);
        tracep->declBit(c+14292,"ysyxSoCFull fpga axi4deint qs_queue_9 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_10 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_10 reset", false,-1);
        tracep->declBit(c+7994,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_ready", false,-1);
        tracep->declBit(c+7995,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_last", false,-1);
        tracep->declBit(c+7996,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_ready", false,-1);
        tracep->declBit(c+7997,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_valid", false,-1);
        tracep->declBus(c+7998,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7999,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8001,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8002,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8003,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8004,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8005,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14293+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7998,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14301,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14302,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14303,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+14304+i*2,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7999,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14301,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14302,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14303,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14320+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+8001,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14301,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14302,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14303,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14328+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8002,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14301,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14302,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+14303,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14336+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8003,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14301,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14302,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+14303,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14344+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+8004,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14301,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+14302,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14303,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14352+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last", true,(i+0));}}
        tracep->declBit(c+8005,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14301,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+14302,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14303,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+14302,"ysyxSoCFull fpga axi4deint qs_queue_10 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+14301,"ysyxSoCFull fpga axi4deint qs_queue_10 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+14360,"ysyxSoCFull fpga axi4deint qs_queue_10 maybe_full", false,-1);
        tracep->declBit(c+14361,"ysyxSoCFull fpga axi4deint qs_queue_10 ptr_match", false,-1);
        tracep->declBit(c+14362,"ysyxSoCFull fpga axi4deint qs_queue_10 empty", false,-1);
        tracep->declBit(c+14363,"ysyxSoCFull fpga axi4deint qs_queue_10 full", false,-1);
        tracep->declBit(c+14364,"ysyxSoCFull fpga axi4deint qs_queue_10 do_enq", false,-1);
        tracep->declBit(c+14365,"ysyxSoCFull fpga axi4deint qs_queue_10 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_11 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_11 reset", false,-1);
        tracep->declBit(c+8006,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_ready", false,-1);
        tracep->declBit(c+8007,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_last", false,-1);
        tracep->declBit(c+8008,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_ready", false,-1);
        tracep->declBit(c+8009,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_valid", false,-1);
        tracep->declBus(c+8010,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8011,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8013,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8014,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8015,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8016,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8017,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14366+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+8010,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14374,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14375,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14376,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+14377+i*2,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+8011,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14374,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14375,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14376,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14393+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+8013,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14374,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14375,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14376,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14401+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8014,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14374,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14375,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+14376,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14409+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8015,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14374,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14375,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+14376,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14417+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+8016,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14374,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+14375,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14376,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14425+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last", true,(i+0));}}
        tracep->declBit(c+8017,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14374,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+14375,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14376,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+14375,"ysyxSoCFull fpga axi4deint qs_queue_11 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+14374,"ysyxSoCFull fpga axi4deint qs_queue_11 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+14433,"ysyxSoCFull fpga axi4deint qs_queue_11 maybe_full", false,-1);
        tracep->declBit(c+14434,"ysyxSoCFull fpga axi4deint qs_queue_11 ptr_match", false,-1);
        tracep->declBit(c+14435,"ysyxSoCFull fpga axi4deint qs_queue_11 empty", false,-1);
        tracep->declBit(c+14436,"ysyxSoCFull fpga axi4deint qs_queue_11 full", false,-1);
        tracep->declBit(c+14437,"ysyxSoCFull fpga axi4deint qs_queue_11 do_enq", false,-1);
        tracep->declBit(c+14438,"ysyxSoCFull fpga axi4deint qs_queue_11 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_12 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_12 reset", false,-1);
        tracep->declBit(c+8018,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_ready", false,-1);
        tracep->declBit(c+8019,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_last", false,-1);
        tracep->declBit(c+8020,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_ready", false,-1);
        tracep->declBit(c+8021,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_valid", false,-1);
        tracep->declBus(c+8022,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8023,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8025,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8026,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8027,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8028,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8029,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14439+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+8022,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14447,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14448,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14449,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_en", false,-1);
    }
}

void VysyxSoCFull___024root__traceInitSub3(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+14450+i*2,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+8023,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14447,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14448,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14449,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14466+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+8025,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14447,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14448,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14449,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14474+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8026,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14447,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14448,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+14449,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14482+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8027,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14447,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14448,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+14449,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14490+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+8028,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14447,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+14448,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14449,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14498+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last", true,(i+0));}}
        tracep->declBit(c+8029,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14447,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+14448,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14449,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+14448,"ysyxSoCFull fpga axi4deint qs_queue_12 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+14447,"ysyxSoCFull fpga axi4deint qs_queue_12 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+14506,"ysyxSoCFull fpga axi4deint qs_queue_12 maybe_full", false,-1);
        tracep->declBit(c+14507,"ysyxSoCFull fpga axi4deint qs_queue_12 ptr_match", false,-1);
        tracep->declBit(c+14508,"ysyxSoCFull fpga axi4deint qs_queue_12 empty", false,-1);
        tracep->declBit(c+14509,"ysyxSoCFull fpga axi4deint qs_queue_12 full", false,-1);
        tracep->declBit(c+14510,"ysyxSoCFull fpga axi4deint qs_queue_12 do_enq", false,-1);
        tracep->declBit(c+14511,"ysyxSoCFull fpga axi4deint qs_queue_12 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_13 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_13 reset", false,-1);
        tracep->declBit(c+8030,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_ready", false,-1);
        tracep->declBit(c+8031,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_last", false,-1);
        tracep->declBit(c+8032,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_ready", false,-1);
        tracep->declBit(c+8033,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_valid", false,-1);
        tracep->declBus(c+8034,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8035,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8037,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8038,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8039,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8040,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8041,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14512+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+8034,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14520,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14521,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14522,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+14523+i*2,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+8035,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14520,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14521,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14522,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14539+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+8037,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14520,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14521,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14522,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14547+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8038,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14520,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14521,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+14522,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14555+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8039,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14520,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14521,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+14522,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14563+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+8040,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14520,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+14521,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14522,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14571+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last", true,(i+0));}}
        tracep->declBit(c+8041,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14520,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+14521,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14522,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+14521,"ysyxSoCFull fpga axi4deint qs_queue_13 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+14520,"ysyxSoCFull fpga axi4deint qs_queue_13 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+14579,"ysyxSoCFull fpga axi4deint qs_queue_13 maybe_full", false,-1);
        tracep->declBit(c+14580,"ysyxSoCFull fpga axi4deint qs_queue_13 ptr_match", false,-1);
        tracep->declBit(c+14581,"ysyxSoCFull fpga axi4deint qs_queue_13 empty", false,-1);
        tracep->declBit(c+14582,"ysyxSoCFull fpga axi4deint qs_queue_13 full", false,-1);
        tracep->declBit(c+14583,"ysyxSoCFull fpga axi4deint qs_queue_13 do_enq", false,-1);
        tracep->declBit(c+14584,"ysyxSoCFull fpga axi4deint qs_queue_13 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_14 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_14 reset", false,-1);
        tracep->declBit(c+8042,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_ready", false,-1);
        tracep->declBit(c+8043,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_last", false,-1);
        tracep->declBit(c+8044,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_ready", false,-1);
        tracep->declBit(c+8045,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_valid", false,-1);
        tracep->declBus(c+8046,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8047,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8049,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8050,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8051,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8052,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8053,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14585+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+8046,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14593,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14594,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14595,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+14596+i*2,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+8047,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14593,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14594,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14595,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14612+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+8049,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14593,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14594,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14595,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14620+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8050,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14593,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14594,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+14595,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14628+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8051,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14593,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14594,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+14595,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14636+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+8052,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14593,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+14594,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14595,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14644+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last", true,(i+0));}}
        tracep->declBit(c+8053,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14593,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+14594,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14595,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+14594,"ysyxSoCFull fpga axi4deint qs_queue_14 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+14593,"ysyxSoCFull fpga axi4deint qs_queue_14 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+14652,"ysyxSoCFull fpga axi4deint qs_queue_14 maybe_full", false,-1);
        tracep->declBit(c+14653,"ysyxSoCFull fpga axi4deint qs_queue_14 ptr_match", false,-1);
        tracep->declBit(c+14654,"ysyxSoCFull fpga axi4deint qs_queue_14 empty", false,-1);
        tracep->declBit(c+14655,"ysyxSoCFull fpga axi4deint qs_queue_14 full", false,-1);
        tracep->declBit(c+14656,"ysyxSoCFull fpga axi4deint qs_queue_14 do_enq", false,-1);
        tracep->declBit(c+14657,"ysyxSoCFull fpga axi4deint qs_queue_14 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_15 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_15 reset", false,-1);
        tracep->declBit(c+8054,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_ready", false,-1);
        tracep->declBit(c+8055,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_last", false,-1);
        tracep->declBit(c+8056,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_ready", false,-1);
        tracep->declBit(c+8057,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_valid", false,-1);
        tracep->declBus(c+8058,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8059,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8061,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8062,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8063,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8064,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8065,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14658+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+8058,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14666,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14667,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14668,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+14669+i*2,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+8059,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14666,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+14667,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14668,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14685+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+8061,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14666,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+14667,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14668,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14693+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8062,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14666,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+14667,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+14668,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+14701+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8063,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14666,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+14667,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+14668,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14709+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+8064,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14666,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+14667,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14668,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14717+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last", true,(i+0));}}
        tracep->declBit(c+8065,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+14666,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+14667,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14668,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+14667,"ysyxSoCFull fpga axi4deint qs_queue_15 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+14666,"ysyxSoCFull fpga axi4deint qs_queue_15 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+14725,"ysyxSoCFull fpga axi4deint qs_queue_15 maybe_full", false,-1);
        tracep->declBit(c+14726,"ysyxSoCFull fpga axi4deint qs_queue_15 ptr_match", false,-1);
        tracep->declBit(c+14727,"ysyxSoCFull fpga axi4deint qs_queue_15 empty", false,-1);
        tracep->declBit(c+14728,"ysyxSoCFull fpga axi4deint qs_queue_15 full", false,-1);
        tracep->declBit(c+14729,"ysyxSoCFull fpga axi4deint qs_queue_15 do_enq", false,-1);
        tracep->declBit(c+14730,"ysyxSoCFull fpga axi4deint qs_queue_15 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sbypass clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sbypass reset", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19205,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+472,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+474,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+184,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19110,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19112,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19113,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19114,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16824,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16825,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19115,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16826,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19116,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19206,"ysyxSoCFull asic chipMaster chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+184,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19110,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+19112,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19113,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19114,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16824,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16825,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19115,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+16826,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19116,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19205,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+472,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+474,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17299,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19586,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14731,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14732,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19587,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19588,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19589,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19590,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19591,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19592,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+19593,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19206,"ysyxSoCFull asic chipMaster chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+17299,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+19586,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14731,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14732,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19587,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+19588,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+19589,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19590,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19591,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19592,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+19593,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+184,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19110,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+19112,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19113,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19114,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16824,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16825,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19115,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+16826,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19116,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19205,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+472,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+474,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17299,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19586,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14731,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14732,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19587,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19588,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19589,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19590,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19591,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19592,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+19593,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19206,"ysyxSoCFull asic chipMaster chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+19594,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+184,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19110,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19595,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19596,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19597,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19598,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19599,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19600,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19601,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17300,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+14736,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+14737,"ysyxSoCFull asic chipMaster chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+19602,"ysyxSoCFull asic chipMaster chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+14738,"ysyxSoCFull asic chipMaster chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+14739,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+14740,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+19603,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+19604,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+11060,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+14741,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+14742,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+14743,"ysyxSoCFull asic chipMaster chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+20807,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+19605,"ysyxSoCFull asic chipMaster chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+19606,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19607,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+19608,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+19609,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+19610,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+14744,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+14745,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+14746,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+17301,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+19611,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+17302,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+17303,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+19612,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+17304,"ysyxSoCFull asic chipMaster chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+17305,"ysyxSoCFull asic chipMaster chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+19613,"ysyxSoCFull asic chipMaster chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+14747,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+19594,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+184,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19110,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19595,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19596,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19597,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19598,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19599,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19600,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19601,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17300,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14748,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+11040,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11041,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+11042,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+11043,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+11044,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+11045,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+11046,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+14749,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+14750,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+11049,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+11050,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11051,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+14751,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+11053,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+14752,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+11055,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+14753,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+11057,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+14754,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+14755,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+19614,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+11060,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14756,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+14757,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14758,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+14759,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14760,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+14761,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+14762,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+19615,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19616,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14763,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+14764,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14765,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+14766,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14767,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+14768,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+14769,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+14770,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+14771,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+14772,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+14773,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+14775,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+14777,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14778,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14779,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+14780,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14781,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14782,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+17306,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17307,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17308,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17309,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17310,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19617,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17311,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17312,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19618,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17314,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+14783,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+14784,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+14785,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+14787,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+14788,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+14789,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+17316,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17317,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17318,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+14790,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sbypass error clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sbypass error reset", false,-1);
        tracep->declBit(c+17299,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+19586,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14731,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14732,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19587,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+19588,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+19589,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19590,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19591,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19592,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+19593,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+19620,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19586,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14731,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14732,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19587,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19621,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19622,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19623,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19624,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19625,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17320,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+14791,"ysyxSoCFull asic chipMaster chiplink sbypass error idle", false,-1);
        tracep->declBus(c+14792,"ysyxSoCFull asic chipMaster chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+14793,"ysyxSoCFull asic chipMaster chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+14794,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+14795,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+14796,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+14797,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+19626,"ysyxSoCFull asic chipMaster chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+14798,"ysyxSoCFull asic chipMaster chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+14799,"ysyxSoCFull asic chipMaster chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+19627,"ysyxSoCFull asic chipMaster chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+14800,"ysyxSoCFull asic chipMaster chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+14801,"ysyxSoCFull asic chipMaster chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+14802,"ysyxSoCFull asic chipMaster chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+14803,"ysyxSoCFull asic chipMaster chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+14804,"ysyxSoCFull asic chipMaster chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+17299,"ysyxSoCFull asic chipMaster chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+14805,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+14806,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+14807,"ysyxSoCFull asic chipMaster chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+14808,"ysyxSoCFull asic chipMaster chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic chipMaster chiplink sbypass error latch", false,-1);
        tracep->declBit(c+19626,"ysyxSoCFull asic chipMaster chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+19628,"ysyxSoCFull asic chipMaster chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+17322,"ysyxSoCFull asic chipMaster chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+19620,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19586,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14731,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14732,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19587,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19621,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19622,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19623,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19624,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19625,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17320,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14809,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+14810,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+14811,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+14812,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+14813,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+14814,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+14815,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+14816,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+14817,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+14818,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+14819,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+14820,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+14821,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+14822,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+14823,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+14824,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+14825,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+14826,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+14827,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+14828,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+14829,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+19629,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+14795,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14830,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+14831,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+14832,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+14833,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14834,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+14835,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+14836,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+19630,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+19631,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14840,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+14841,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+14842,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+14843,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14844,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+14845,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+14846,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+14847,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+14848,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+14850,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+14854,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+14855,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+14856,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+14857,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+14858,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+14859,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+17323,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17324,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+17325,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17326,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17327,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19632,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17328,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+17329,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+17331,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+17333,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+17337,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+14860,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+14861,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+14862,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+14866,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+14867,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+14868,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+17341,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17342,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17343,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+14869,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sbypass clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sbypass reset", false,-1);
        tracep->declBit(c+5836,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+19952,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19953,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+5837,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5838,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5839,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5840,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5841,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5842,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5844,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+5429,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19846,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19848,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19849,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19850,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17366,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19851,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17368,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19852,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19954,"ysyxSoCFull fpga chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+5429,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19846,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+19848,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19849,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19850,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17366,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19851,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17368,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19852,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5836,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19952,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19953,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+5837,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5838,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5839,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5840,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5841,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5842,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5844,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18051,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+20549,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14870,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14871,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20550,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+20551,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+20552,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20553,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20554,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20555,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+20556,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19954,"ysyxSoCFull fpga chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+18051,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+20549,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14870,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14871,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20550,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+20551,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+20552,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20553,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20554,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20555,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+20556,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+5429,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19846,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+19848,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19849,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19850,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17366,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19851,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17368,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19852,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5836,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19952,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19953,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+5837,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5838,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5839,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5840,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5841,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5842,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5844,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18051,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+20549,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14870,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14871,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20550,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+20551,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+20552,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20553,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20554,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20555,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+20556,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19954,"ysyxSoCFull fpga chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+20557,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+5429,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19846,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+20558,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+20559,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20560,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20561,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20562,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20563,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20564,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18052,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+14875,"ysyxSoCFull fpga chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+14876,"ysyxSoCFull fpga chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+20565,"ysyxSoCFull fpga chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+14877,"ysyxSoCFull fpga chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+14878,"ysyxSoCFull fpga chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+14879,"ysyxSoCFull fpga chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+20566,"ysyxSoCFull fpga chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+20567,"ysyxSoCFull fpga chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+11128,"ysyxSoCFull fpga chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11129,"ysyxSoCFull fpga chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+14880,"ysyxSoCFull fpga chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+14881,"ysyxSoCFull fpga chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+14882,"ysyxSoCFull fpga chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+20808,"ysyxSoCFull fpga chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+20568,"ysyxSoCFull fpga chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+20569,"ysyxSoCFull fpga chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20570,"ysyxSoCFull fpga chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+20571,"ysyxSoCFull fpga chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+20572,"ysyxSoCFull fpga chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+20573,"ysyxSoCFull fpga chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+14883,"ysyxSoCFull fpga chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+14884,"ysyxSoCFull fpga chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+14885,"ysyxSoCFull fpga chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+18053,"ysyxSoCFull fpga chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+20574,"ysyxSoCFull fpga chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+18054,"ysyxSoCFull fpga chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+18055,"ysyxSoCFull fpga chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+20575,"ysyxSoCFull fpga chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+18056,"ysyxSoCFull fpga chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+18057,"ysyxSoCFull fpga chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+20576,"ysyxSoCFull fpga chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+14886,"ysyxSoCFull fpga chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+20557,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+5429,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19846,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+20558,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+20559,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20560,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20561,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20562,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20563,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20564,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18052,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14887,"ysyxSoCFull fpga chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+11108,"ysyxSoCFull fpga chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11109,"ysyxSoCFull fpga chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+11110,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+11111,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+11112,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+11113,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+11114,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+14888,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+14889,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+11117,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+11118,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11119,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+14890,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+11121,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+14891,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+11123,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+14892,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+11125,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+14893,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+14894,"ysyxSoCFull fpga chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+20577,"ysyxSoCFull fpga chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+11128,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11129,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14895,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+14896,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14897,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+14898,"ysyxSoCFull fpga chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14899,"ysyxSoCFull fpga chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+14900,"ysyxSoCFull fpga chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+14901,"ysyxSoCFull fpga chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+20578,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+20579,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14902,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+14903,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14904,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+14905,"ysyxSoCFull fpga chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14906,"ysyxSoCFull fpga chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+14907,"ysyxSoCFull fpga chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+14908,"ysyxSoCFull fpga chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+14909,"ysyxSoCFull fpga chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+14910,"ysyxSoCFull fpga chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+14911,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+14912,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+14914,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+14916,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14917,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14918,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+14919,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14920,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14921,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+18058,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18059,"ysyxSoCFull fpga chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18060,"ysyxSoCFull fpga chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+18061,"ysyxSoCFull fpga chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+18062,"ysyxSoCFull fpga chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+20580,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+18063,"ysyxSoCFull fpga chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18064,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20581,"ysyxSoCFull fpga chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+18066,"ysyxSoCFull fpga chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+14922,"ysyxSoCFull fpga chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+14923,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+14924,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+14926,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+14927,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+14928,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+18068,"ysyxSoCFull fpga chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+18069,"ysyxSoCFull fpga chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18070,"ysyxSoCFull fpga chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+14929,"ysyxSoCFull fpga chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sbypass error clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sbypass error reset", false,-1);
        tracep->declBit(c+18051,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+20549,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14870,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14871,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20550,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+20551,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+20552,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20553,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20554,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20555,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+20556,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+20583,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20549,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14870,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14871,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20550,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+20584,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+20585,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20586,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20587,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20588,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18072,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+14930,"ysyxSoCFull fpga chiplink sbypass error idle", false,-1);
        tracep->declBus(c+14931,"ysyxSoCFull fpga chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+14932,"ysyxSoCFull fpga chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+14933,"ysyxSoCFull fpga chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+11129,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+14934,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+14935,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+14936,"ysyxSoCFull fpga chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+20589,"ysyxSoCFull fpga chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+14937,"ysyxSoCFull fpga chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+14938,"ysyxSoCFull fpga chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+20590,"ysyxSoCFull fpga chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+14939,"ysyxSoCFull fpga chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+14940,"ysyxSoCFull fpga chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+14941,"ysyxSoCFull fpga chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+14942,"ysyxSoCFull fpga chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+14943,"ysyxSoCFull fpga chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+18051,"ysyxSoCFull fpga chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+14944,"ysyxSoCFull fpga chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+14945,"ysyxSoCFull fpga chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+14946,"ysyxSoCFull fpga chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+14947,"ysyxSoCFull fpga chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+18073,"ysyxSoCFull fpga chiplink sbypass error latch", false,-1);
        tracep->declBit(c+20589,"ysyxSoCFull fpga chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+20591,"ysyxSoCFull fpga chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+18074,"ysyxSoCFull fpga chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+20583,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20549,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14870,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14871,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20550,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+20584,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+20585,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20586,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20587,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20588,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18072,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14948,"ysyxSoCFull fpga chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+14949,"ysyxSoCFull fpga chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+14950,"ysyxSoCFull fpga chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+14951,"ysyxSoCFull fpga chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+14952,"ysyxSoCFull fpga chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+14953,"ysyxSoCFull fpga chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+14954,"ysyxSoCFull fpga chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+14955,"ysyxSoCFull fpga chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+14956,"ysyxSoCFull fpga chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+14957,"ysyxSoCFull fpga chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+14958,"ysyxSoCFull fpga chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+14959,"ysyxSoCFull fpga chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+14960,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+14961,"ysyxSoCFull fpga chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+14962,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+14963,"ysyxSoCFull fpga chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+14964,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+14965,"ysyxSoCFull fpga chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+14966,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+14967,"ysyxSoCFull fpga chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+14968,"ysyxSoCFull fpga chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+20592,"ysyxSoCFull fpga chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+14934,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+11129,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14969,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+14970,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+14971,"ysyxSoCFull fpga chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+14972,"ysyxSoCFull fpga chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14973,"ysyxSoCFull fpga chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+14974,"ysyxSoCFull fpga chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+14975,"ysyxSoCFull fpga chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+20593,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+20594,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14979,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+14980,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+14981,"ysyxSoCFull fpga chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+14982,"ysyxSoCFull fpga chiplink sbypass error monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14983,"ysyxSoCFull fpga chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+14984,"ysyxSoCFull fpga chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+14985,"ysyxSoCFull fpga chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+14986,"ysyxSoCFull fpga chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+14987,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+14989,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+14993,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+14994,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+14995,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+14996,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+14997,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+14998,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+18075,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18076,"ysyxSoCFull fpga chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+18077,"ysyxSoCFull fpga chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+18078,"ysyxSoCFull fpga chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+18079,"ysyxSoCFull fpga chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+20595,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+18080,"ysyxSoCFull fpga chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+18081,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18083,"ysyxSoCFull fpga chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+18085,"ysyxSoCFull fpga chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+18089,"ysyxSoCFull fpga chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+14999,"ysyxSoCFull fpga chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+15000,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+15001,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+15005,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+15006,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+15007,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+18093,"ysyxSoCFull fpga chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+18094,"ysyxSoCFull fpga chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+18095,"ysyxSoCFull fpga chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+15008,"ysyxSoCFull fpga chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink monitor reset", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19205,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+472,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+474,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+15009,"ysyxSoCFull asic chipMaster chiplink monitor source_ok", false,-1);
        tracep->declBus(c+11040,"ysyxSoCFull asic chipMaster chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11041,"ysyxSoCFull asic chipMaster chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+11042,"ysyxSoCFull asic chipMaster chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+11043,"ysyxSoCFull asic chipMaster chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+11044,"ysyxSoCFull asic chipMaster chiplink monitor mask_size", false,-1);
        tracep->declBit(c+11045,"ysyxSoCFull asic chipMaster chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+11046,"ysyxSoCFull asic chipMaster chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+15010,"ysyxSoCFull asic chipMaster chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+15011,"ysyxSoCFull asic chipMaster chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+11049,"ysyxSoCFull asic chipMaster chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+11050,"ysyxSoCFull asic chipMaster chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11051,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+15012,"ysyxSoCFull asic chipMaster chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+11053,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+15013,"ysyxSoCFull asic chipMaster chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+11055,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+15014,"ysyxSoCFull asic chipMaster chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+11057,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+15015,"ysyxSoCFull asic chipMaster chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+15016,"ysyxSoCFull asic chipMaster chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+15017,"ysyxSoCFull asic chipMaster chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+11060,"ysyxSoCFull asic chipMaster chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+15018,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+15019,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+15020,"ysyxSoCFull asic chipMaster chiplink monitor a_first", false,-1);
        tracep->declBus(c+15021,"ysyxSoCFull asic chipMaster chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+15022,"ysyxSoCFull asic chipMaster chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+15023,"ysyxSoCFull asic chipMaster chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+15024,"ysyxSoCFull asic chipMaster chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+15025,"ysyxSoCFull asic chipMaster chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1247,"ysyxSoCFull asic chipMaster chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+15026,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+15027,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+15028,"ysyxSoCFull asic chipMaster chiplink monitor d_first", false,-1);
        tracep->declBus(c+15029,"ysyxSoCFull asic chipMaster chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+15030,"ysyxSoCFull asic chipMaster chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+15031,"ysyxSoCFull asic chipMaster chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+15032,"ysyxSoCFull asic chipMaster chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+15033,"ysyxSoCFull asic chipMaster chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+15034,"ysyxSoCFull asic chipMaster chiplink monitor denied", false,-1);
        tracep->declBus(c+15035,"ysyxSoCFull asic chipMaster chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+15036,"ysyxSoCFull asic chipMaster chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+15038,"ysyxSoCFull asic chipMaster chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+15041,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+15042,"ysyxSoCFull asic chipMaster chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+15043,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+15044,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+15045,"ysyxSoCFull asic chipMaster chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+19633,"ysyxSoCFull asic chipMaster chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16764,"ysyxSoCFull asic chipMaster chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+17350,"ysyxSoCFull asic chipMaster chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+15046,"ysyxSoCFull asic chipMaster chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15047,"ysyxSoCFull asic chipMaster chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17352,"ysyxSoCFull asic chipMaster chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19634,"ysyxSoCFull asic chipMaster chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17354,"ysyxSoCFull asic chipMaster chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+15048,"ysyxSoCFull asic chipMaster chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+15049,"ysyxSoCFull asic chipMaster chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+15050,"ysyxSoCFull asic chipMaster chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+15052,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+15053,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+15054,"ysyxSoCFull asic chipMaster chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15055,"ysyxSoCFull asic chipMaster chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17357,"ysyxSoCFull asic chipMaster chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+15056,"ysyxSoCFull asic chipMaster chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink monitor reset", false,-1);
        tracep->declBit(c+5836,"ysyxSoCFull fpga chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19952,"ysyxSoCFull fpga chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19953,"ysyxSoCFull fpga chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+5837,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5838,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5839,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5840,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5841,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5842,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5844,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+15057,"ysyxSoCFull fpga chiplink monitor source_ok", false,-1);
        tracep->declBus(c+11108,"ysyxSoCFull fpga chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+11109,"ysyxSoCFull fpga chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+11110,"ysyxSoCFull fpga chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+11111,"ysyxSoCFull fpga chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+11112,"ysyxSoCFull fpga chiplink monitor mask_size", false,-1);
        tracep->declBit(c+11113,"ysyxSoCFull fpga chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+11114,"ysyxSoCFull fpga chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+15058,"ysyxSoCFull fpga chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+15059,"ysyxSoCFull fpga chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+11117,"ysyxSoCFull fpga chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+11118,"ysyxSoCFull fpga chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+11119,"ysyxSoCFull fpga chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+15060,"ysyxSoCFull fpga chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+11121,"ysyxSoCFull fpga chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+15061,"ysyxSoCFull fpga chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+11123,"ysyxSoCFull fpga chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+15062,"ysyxSoCFull fpga chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+11125,"ysyxSoCFull fpga chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+15063,"ysyxSoCFull fpga chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+15064,"ysyxSoCFull fpga chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+15065,"ysyxSoCFull fpga chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+11128,"ysyxSoCFull fpga chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+11129,"ysyxSoCFull fpga chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+15066,"ysyxSoCFull fpga chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+15067,"ysyxSoCFull fpga chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+15068,"ysyxSoCFull fpga chiplink monitor a_first", false,-1);
        tracep->declBus(c+15069,"ysyxSoCFull fpga chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+15070,"ysyxSoCFull fpga chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+15071,"ysyxSoCFull fpga chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+15072,"ysyxSoCFull fpga chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+15073,"ysyxSoCFull fpga chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6658,"ysyxSoCFull fpga chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+15074,"ysyxSoCFull fpga chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+15075,"ysyxSoCFull fpga chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+15076,"ysyxSoCFull fpga chiplink monitor d_first", false,-1);
        tracep->declBus(c+15077,"ysyxSoCFull fpga chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+15078,"ysyxSoCFull fpga chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+15079,"ysyxSoCFull fpga chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+15080,"ysyxSoCFull fpga chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+15081,"ysyxSoCFull fpga chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+15082,"ysyxSoCFull fpga chiplink monitor denied", false,-1);
        tracep->declBus(c+15083,"ysyxSoCFull fpga chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+15084,"ysyxSoCFull fpga chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+15086,"ysyxSoCFull fpga chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+15088,"ysyxSoCFull fpga chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+15089,"ysyxSoCFull fpga chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+15090,"ysyxSoCFull fpga chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+15091,"ysyxSoCFull fpga chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+15092,"ysyxSoCFull fpga chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+15093,"ysyxSoCFull fpga chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+20596,"ysyxSoCFull fpga chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+18099,"ysyxSoCFull fpga chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18100,"ysyxSoCFull fpga chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18101,"ysyxSoCFull fpga chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16765,"ysyxSoCFull fpga chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+18102,"ysyxSoCFull fpga chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+18103,"ysyxSoCFull fpga chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+15094,"ysyxSoCFull fpga chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15095,"ysyxSoCFull fpga chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18104,"ysyxSoCFull fpga chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20597,"ysyxSoCFull fpga chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+18106,"ysyxSoCFull fpga chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+15096,"ysyxSoCFull fpga chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+15097,"ysyxSoCFull fpga chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+15098,"ysyxSoCFull fpga chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+15100,"ysyxSoCFull fpga chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+15101,"ysyxSoCFull fpga chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+15102,"ysyxSoCFull fpga chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+18108,"ysyxSoCFull fpga chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15103,"ysyxSoCFull fpga chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18109,"ysyxSoCFull fpga chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+15104,"ysyxSoCFull fpga chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx reset", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+19647,"ysyxSoCFull asic chipMaster chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+18544,"ysyxSoCFull asic chipMaster chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+19648,"ysyxSoCFull asic chipMaster chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+18545,"ysyxSoCFull asic chipMaster chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+19649,"ysyxSoCFull asic chipMaster chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+18546,"ysyxSoCFull asic chipMaster chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+19650,"ysyxSoCFull asic chipMaster chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+18547,"ysyxSoCFull asic chipMaster chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+19651,"ysyxSoCFull asic chipMaster chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+18548,"ysyxSoCFull asic chipMaster chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+561,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+562,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+15105,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+15106,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18555,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+15108,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+15109,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+15110,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+15111,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18556,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+15112,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+15113,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+15114,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+15115,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18557,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+15116,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+15118,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+15119,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18558,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+15120,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+15121,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+15122,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+15123,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18559,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+15124,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+15125,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+18555,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+15108,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+15109,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19647,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18544,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+18556,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+15112,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+15113,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19648,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18545,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+18557,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+15116,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19649,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18546,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+18558,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+15120,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+15121,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19650,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18547,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+18559,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+15124,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+15125,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19651,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18548,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+18560,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+15126,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15127,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15128,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15129,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15130,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+561,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+562,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+18561,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+15131,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15132,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15133,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15134,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15135,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+15136,"ysyxSoCFull asic chipMaster chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+15137,"ysyxSoCFull asic chipMaster chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+15138,"ysyxSoCFull asic chipMaster chiplink rx b2c_send", false,-1);
        tracep->declBus(c+15139,"ysyxSoCFull asic chipMaster chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+15140,"ysyxSoCFull asic chipMaster chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+15141,"ysyxSoCFull asic chipMaster chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+15142,"ysyxSoCFull asic chipMaster chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+15143,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+15144,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+15145,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+15146,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+15147,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+15148,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+15149,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+15150,"ysyxSoCFull asic chipMaster chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+15151,"ysyxSoCFull asic chipMaster chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+15152,"ysyxSoCFull asic chipMaster chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+15153,"ysyxSoCFull asic chipMaster chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+15154,"ysyxSoCFull asic chipMaster chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+15155,"ysyxSoCFull asic chipMaster chiplink rx first", false,-1);
        tracep->declBit(c+15156,"ysyxSoCFull asic chipMaster chiplink rx formatValid", false,-1);
        tracep->declBus(c+15157,"ysyxSoCFull asic chipMaster chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+15158,"ysyxSoCFull asic chipMaster chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+15126,"ysyxSoCFull asic chipMaster chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+15127,"ysyxSoCFull asic chipMaster chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+15128,"ysyxSoCFull asic chipMaster chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+15129,"ysyxSoCFull asic chipMaster chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+15130,"ysyxSoCFull asic chipMaster chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+15131,"ysyxSoCFull asic chipMaster chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+15132,"ysyxSoCFull asic chipMaster chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+15133,"ysyxSoCFull asic chipMaster chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+15134,"ysyxSoCFull asic chipMaster chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+15135,"ysyxSoCFull asic chipMaster chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+15159,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+15160,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+15161,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+15162,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+15163,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+15164,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+15165,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+15166,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+15167,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+15168,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+15169,"ysyxSoCFull asic chipMaster chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+15170,"ysyxSoCFull asic chipMaster chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+15171,"ysyxSoCFull asic chipMaster chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+15172,"ysyxSoCFull asic chipMaster chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+15173,"ysyxSoCFull asic chipMaster chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+15174,"ysyxSoCFull asic chipMaster chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+15175,"ysyxSoCFull asic chipMaster chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+15176,"ysyxSoCFull asic chipMaster chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+15177,"ysyxSoCFull asic chipMaster chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+15178,"ysyxSoCFull asic chipMaster chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+18562,"ysyxSoCFull asic chipMaster chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+18563,"ysyxSoCFull asic chipMaster chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+18564,"ysyxSoCFull asic chipMaster chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+18565,"ysyxSoCFull asic chipMaster chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+18566,"ysyxSoCFull asic chipMaster chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+18567,"ysyxSoCFull asic chipMaster chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+18568,"ysyxSoCFull asic chipMaster chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+18569,"ysyxSoCFull asic chipMaster chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+18570,"ysyxSoCFull asic chipMaster chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+18571,"ysyxSoCFull asic chipMaster chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+18560,"ysyxSoCFull asic chipMaster chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+15179,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+15180,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+15181,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+15182,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+15183,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+18561,"ysyxSoCFull asic chipMaster chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+18572,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+18573,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+18574,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+18575,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+18576,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqa reset", false,-1);
        tracep->declBit(c+15105,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+15106,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18555,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+15108,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+15109,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+15105,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+15106,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18577,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+15184,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+15185,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+18577,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+15184,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+15185,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18555,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+15108,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+15109,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+15105,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+15106,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18577,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+15184,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+15185,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+16766,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18578,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+15186,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+15187,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16767,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+15187,"ysyxSoCFull asic chipMaster chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+15188,"ysyxSoCFull asic chipMaster chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+15189,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+15190,"ysyxSoCFull asic chipMaster chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+15191,"ysyxSoCFull asic chipMaster chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+18579,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+18580,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+18581,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+15192,"ysyxSoCFull asic chipMaster chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+16768,"ysyxSoCFull asic chipMaster chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+15193,"ysyxSoCFull asic chipMaster chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+15194,"ysyxSoCFull asic chipMaster chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+15195,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+16766,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18578,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+15186,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+15187,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+16767,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+16766,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18578,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+15186,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+15187,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16767,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+15187,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+16767,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+16766,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18578,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+15186,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+15196,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15197,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+15198+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+21759,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+18577,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+15184,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+15185,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18555,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+15108,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+15109,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15230+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+15109,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15185,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+16769,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+15108,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+15231,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+18582,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+16770,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqb reset", false,-1);
        tracep->declBit(c+15110,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+15111,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18556,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+15112,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+15113,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+15110,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+15111,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18583,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+15232,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+15233,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+18583,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+15232,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+15233,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18556,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+15112,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+15113,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+15110,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+15111,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18583,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+15232,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+15233,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+16771,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18584,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+15234,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+15235,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16772,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+15235,"ysyxSoCFull asic chipMaster chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+15236,"ysyxSoCFull asic chipMaster chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+15237,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+15238,"ysyxSoCFull asic chipMaster chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+15239,"ysyxSoCFull asic chipMaster chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+18585,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+18586,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+18587,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+15240,"ysyxSoCFull asic chipMaster chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+16773,"ysyxSoCFull asic chipMaster chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+15241,"ysyxSoCFull asic chipMaster chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+15242,"ysyxSoCFull asic chipMaster chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+15243,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+16771,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18584,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+15234,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+15235,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+16772,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+16771,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18584,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+15234,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+15235,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16772,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+15235,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+16772,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+16771,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18584,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+15234,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+15244,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15245,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+15246+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+21760,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+18583,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+15232,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+15233,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18556,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+15112,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+15113,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15278+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+15113,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15233,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+16774,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+15112,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+15279,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+18588,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+16775,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqc reset", false,-1);
        tracep->declBit(c+15114,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+15115,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18557,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+15116,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+15114,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+15115,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18589,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+15280,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+15281,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+18589,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+15280,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+15281,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18557,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+15116,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+15114,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+15115,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18589,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+15280,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+15281,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+16776,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18590,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+15282,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+15283,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16777,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+15283,"ysyxSoCFull asic chipMaster chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+15284,"ysyxSoCFull asic chipMaster chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+15285,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+15286,"ysyxSoCFull asic chipMaster chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+15287,"ysyxSoCFull asic chipMaster chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+18591,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+18592,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+18593,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+15288,"ysyxSoCFull asic chipMaster chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+16778,"ysyxSoCFull asic chipMaster chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+15289,"ysyxSoCFull asic chipMaster chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+15290,"ysyxSoCFull asic chipMaster chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+15291,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+16776,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18590,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+15282,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+15283,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+16777,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+16776,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18590,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+15282,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+15283,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16777,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+15283,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+16777,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+16776,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18590,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+15282,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+15292,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15293,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+15294+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+21761,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+18589,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+15280,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+15281,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18557,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+15116,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15326+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15281,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+16779,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+15116,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+15327,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+18594,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+16780,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqd reset", false,-1);
        tracep->declBit(c+15118,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+15119,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18558,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+15120,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+15121,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+15118,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+15119,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18595,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+15328,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+18595,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+15328,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18558,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+15120,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+15121,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+15118,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+15119,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18595,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+15328,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+16781,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18596,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+15330,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+15331,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16782,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+15331,"ysyxSoCFull asic chipMaster chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+15332,"ysyxSoCFull asic chipMaster chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+15333,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+15334,"ysyxSoCFull asic chipMaster chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+15335,"ysyxSoCFull asic chipMaster chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+18597,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+18598,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+18599,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+15336,"ysyxSoCFull asic chipMaster chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+16783,"ysyxSoCFull asic chipMaster chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+15337,"ysyxSoCFull asic chipMaster chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+15338,"ysyxSoCFull asic chipMaster chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+15339,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+16781,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18596,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+15330,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+15331,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+16782,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+16781,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18596,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+15330,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+15331,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16782,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+15331,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+16782,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+16781,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18596,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+15330,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+15340,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15341,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+15342+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+21762,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+18595,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+15328,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18558,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+15120,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+15121,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15374+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+15121,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+16784,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+15120,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+15375,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+18600,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+16785,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqe reset", false,-1);
        tracep->declBit(c+15122,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+15123,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18559,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+15124,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+15125,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+15122,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+15123,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18601,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+15376,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+15377,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+18601,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+15376,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+15377,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18559,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+15124,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+15125,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+15122,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+15123,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18601,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+15376,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+15377,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+16786,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18602,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+15378,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+15379,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16787,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+15379,"ysyxSoCFull asic chipMaster chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+15380,"ysyxSoCFull asic chipMaster chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+15381,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+15382,"ysyxSoCFull asic chipMaster chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+15383,"ysyxSoCFull asic chipMaster chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+18603,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+18604,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+18605,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+15384,"ysyxSoCFull asic chipMaster chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+16788,"ysyxSoCFull asic chipMaster chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+15385,"ysyxSoCFull asic chipMaster chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+15386,"ysyxSoCFull asic chipMaster chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+15387,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+16786,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18602,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+15378,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+15379,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+16787,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+16786,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18602,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+15378,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+15379,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16787,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+15379,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+16787,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+15107,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+16786,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18602,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+15378,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+15388,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15389,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+15390+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+21763,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+18601,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+15376,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+15377,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18559,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+15124,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+15125,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15422+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+15125,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15377,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+15124,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+15423,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+18606,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+16790,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+18560,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+15126,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15127,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15128,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15129,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15130,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+561,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+562,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+18607,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18608,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+561,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+562,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18608,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+18609,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+18610,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+18607,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+18611,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+18607,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18607,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18607,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18607,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20763,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20764,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20765,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20766,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19801,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+18608,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18608,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18608,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18608,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18608,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18608,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+18561,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+15131,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15132,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15133,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15134,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15135,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18617,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+18619,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18621,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18622,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20768,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20769,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20767,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20770,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20771,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19803,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19804,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18623,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18624,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx reset", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+5885,"ysyxSoCFull fpga chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+5886,"ysyxSoCFull fpga chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+5887,"ysyxSoCFull fpga chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+5888,"ysyxSoCFull fpga chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+5889,"ysyxSoCFull fpga chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+5890,"ysyxSoCFull fpga chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+5891,"ysyxSoCFull fpga chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+5892,"ysyxSoCFull fpga chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+19654,"ysyxSoCFull fpga chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+18760,"ysyxSoCFull fpga chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5893,"ysyxSoCFull fpga chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+5894,"ysyxSoCFull fpga chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+5895,"ysyxSoCFull fpga chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+5896,"ysyxSoCFull fpga chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+5897,"ysyxSoCFull fpga chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+5898,"ysyxSoCFull fpga chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+5899,"ysyxSoCFull fpga chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+5900,"ysyxSoCFull fpga chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+19655,"ysyxSoCFull fpga chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+18761,"ysyxSoCFull fpga chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+5901,"ysyxSoCFull fpga chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+5902,"ysyxSoCFull fpga chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+5903,"ysyxSoCFull fpga chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+5904,"ysyxSoCFull fpga chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+5905,"ysyxSoCFull fpga chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+5906,"ysyxSoCFull fpga chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+5907,"ysyxSoCFull fpga chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+5908,"ysyxSoCFull fpga chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+19656,"ysyxSoCFull fpga chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+18762,"ysyxSoCFull fpga chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5909,"ysyxSoCFull fpga chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+5910,"ysyxSoCFull fpga chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+5911,"ysyxSoCFull fpga chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+5912,"ysyxSoCFull fpga chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+5913,"ysyxSoCFull fpga chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+5914,"ysyxSoCFull fpga chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+5915,"ysyxSoCFull fpga chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+5916,"ysyxSoCFull fpga chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+19657,"ysyxSoCFull fpga chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+18763,"ysyxSoCFull fpga chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5917,"ysyxSoCFull fpga chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+5918,"ysyxSoCFull fpga chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+5919,"ysyxSoCFull fpga chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+5920,"ysyxSoCFull fpga chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+5921,"ysyxSoCFull fpga chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+5922,"ysyxSoCFull fpga chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+5923,"ysyxSoCFull fpga chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+5924,"ysyxSoCFull fpga chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+19658,"ysyxSoCFull fpga chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+18764,"ysyxSoCFull fpga chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5925,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5927,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5928,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5929,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5930,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5931,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5934,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+15424,"ysyxSoCFull fpga chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+15425,"ysyxSoCFull fpga chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18771,"ysyxSoCFull fpga chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+15427,"ysyxSoCFull fpga chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+15428,"ysyxSoCFull fpga chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+15429,"ysyxSoCFull fpga chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+15430,"ysyxSoCFull fpga chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18772,"ysyxSoCFull fpga chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+15431,"ysyxSoCFull fpga chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+15432,"ysyxSoCFull fpga chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+15433,"ysyxSoCFull fpga chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+15434,"ysyxSoCFull fpga chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18773,"ysyxSoCFull fpga chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+15435,"ysyxSoCFull fpga chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+15436,"ysyxSoCFull fpga chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+15437,"ysyxSoCFull fpga chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+15438,"ysyxSoCFull fpga chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18774,"ysyxSoCFull fpga chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+15439,"ysyxSoCFull fpga chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+15440,"ysyxSoCFull fpga chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+15441,"ysyxSoCFull fpga chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+15442,"ysyxSoCFull fpga chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18775,"ysyxSoCFull fpga chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+15443,"ysyxSoCFull fpga chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+15444,"ysyxSoCFull fpga chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+18771,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+15427,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+15428,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5885,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5886,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5887,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5888,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5889,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5890,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5891,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5892,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19654,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18760,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+18772,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+15431,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+15432,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5893,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5894,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5895,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5896,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5897,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5898,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5899,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5900,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19655,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18761,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+18773,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+15435,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+15436,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5901,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5902,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5903,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5904,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5905,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5906,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5907,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5908,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18762,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+18774,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+15439,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+15440,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5909,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5910,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5911,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5912,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5913,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5914,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5915,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5916,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19657,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18763,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+18775,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+15443,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+15444,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5917,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5918,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5919,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5920,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5921,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5922,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5923,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5924,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19658,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18764,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+18776,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+15445,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15446,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15447,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15448,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15449,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5930,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5931,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5934,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+15450,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15451,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15452,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15453,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15454,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5925,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5927,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5928,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5929,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+15455,"ysyxSoCFull fpga chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+15456,"ysyxSoCFull fpga chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+15457,"ysyxSoCFull fpga chiplink rx b2c_send", false,-1);
        tracep->declBus(c+15458,"ysyxSoCFull fpga chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+15459,"ysyxSoCFull fpga chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+15460,"ysyxSoCFull fpga chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+15461,"ysyxSoCFull fpga chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+15462,"ysyxSoCFull fpga chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+15463,"ysyxSoCFull fpga chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+15464,"ysyxSoCFull fpga chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+15465,"ysyxSoCFull fpga chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+15466,"ysyxSoCFull fpga chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+15467,"ysyxSoCFull fpga chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+15468,"ysyxSoCFull fpga chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+15469,"ysyxSoCFull fpga chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+15470,"ysyxSoCFull fpga chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+15471,"ysyxSoCFull fpga chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+15472,"ysyxSoCFull fpga chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+15473,"ysyxSoCFull fpga chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+15474,"ysyxSoCFull fpga chiplink rx first", false,-1);
        tracep->declBit(c+15475,"ysyxSoCFull fpga chiplink rx formatValid", false,-1);
        tracep->declBus(c+15476,"ysyxSoCFull fpga chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+15477,"ysyxSoCFull fpga chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+15445,"ysyxSoCFull fpga chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+15446,"ysyxSoCFull fpga chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+15447,"ysyxSoCFull fpga chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+15448,"ysyxSoCFull fpga chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+15449,"ysyxSoCFull fpga chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+15450,"ysyxSoCFull fpga chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+15451,"ysyxSoCFull fpga chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+15452,"ysyxSoCFull fpga chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+15453,"ysyxSoCFull fpga chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+15454,"ysyxSoCFull fpga chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+15478,"ysyxSoCFull fpga chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+15479,"ysyxSoCFull fpga chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+15480,"ysyxSoCFull fpga chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+15481,"ysyxSoCFull fpga chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+15482,"ysyxSoCFull fpga chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+15483,"ysyxSoCFull fpga chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+15484,"ysyxSoCFull fpga chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+15485,"ysyxSoCFull fpga chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+15486,"ysyxSoCFull fpga chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+15487,"ysyxSoCFull fpga chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+15488,"ysyxSoCFull fpga chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+15489,"ysyxSoCFull fpga chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+15490,"ysyxSoCFull fpga chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+15491,"ysyxSoCFull fpga chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+15492,"ysyxSoCFull fpga chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+15493,"ysyxSoCFull fpga chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+15494,"ysyxSoCFull fpga chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+15495,"ysyxSoCFull fpga chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+15496,"ysyxSoCFull fpga chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+15497,"ysyxSoCFull fpga chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+18778,"ysyxSoCFull fpga chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+18779,"ysyxSoCFull fpga chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+18780,"ysyxSoCFull fpga chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+18781,"ysyxSoCFull fpga chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+18782,"ysyxSoCFull fpga chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+18783,"ysyxSoCFull fpga chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+18784,"ysyxSoCFull fpga chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+18785,"ysyxSoCFull fpga chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+18786,"ysyxSoCFull fpga chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+18787,"ysyxSoCFull fpga chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+18776,"ysyxSoCFull fpga chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+15498,"ysyxSoCFull fpga chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+15499,"ysyxSoCFull fpga chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+15500,"ysyxSoCFull fpga chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+15501,"ysyxSoCFull fpga chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+15502,"ysyxSoCFull fpga chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+18788,"ysyxSoCFull fpga chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+18789,"ysyxSoCFull fpga chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+18790,"ysyxSoCFull fpga chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+18791,"ysyxSoCFull fpga chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+18792,"ysyxSoCFull fpga chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqa reset", false,-1);
        tracep->declBit(c+15424,"ysyxSoCFull fpga chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+15425,"ysyxSoCFull fpga chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18771,"ysyxSoCFull fpga chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+15427,"ysyxSoCFull fpga chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+15428,"ysyxSoCFull fpga chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+15424,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+15425,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18793,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+15503,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+15504,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+15503,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+15504,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18771,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+15427,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+15428,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+15424,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+15425,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18793,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+15503,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+15504,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+16791,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18794,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+15505,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+15506,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16792,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+15506,"ysyxSoCFull fpga chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+15507,"ysyxSoCFull fpga chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+15508,"ysyxSoCFull fpga chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+15509,"ysyxSoCFull fpga chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+15510,"ysyxSoCFull fpga chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+18795,"ysyxSoCFull fpga chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+18796,"ysyxSoCFull fpga chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+15511,"ysyxSoCFull fpga chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+16793,"ysyxSoCFull fpga chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+15512,"ysyxSoCFull fpga chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+15513,"ysyxSoCFull fpga chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+15514,"ysyxSoCFull fpga chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+16791,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18794,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+15505,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+15506,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+16792,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+16791,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18794,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+15505,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+15506,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16792,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+15506,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+16792,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+16791,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18794,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+15505,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+15515,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15516,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+15517+i*1,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+21764,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+15503,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+15504,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18771,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+15427,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+15428,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15549+i*1,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+15428,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15504,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+16794,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+15427,"ysyxSoCFull fpga chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+15550,"ysyxSoCFull fpga chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+18798,"ysyxSoCFull fpga chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+16795,"ysyxSoCFull fpga chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqb reset", false,-1);
        tracep->declBit(c+15429,"ysyxSoCFull fpga chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+15430,"ysyxSoCFull fpga chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18772,"ysyxSoCFull fpga chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+15431,"ysyxSoCFull fpga chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+15432,"ysyxSoCFull fpga chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+15429,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+15430,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18799,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+15551,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+15552,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+18799,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+15551,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+15552,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18772,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+15431,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+15432,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+15429,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+15430,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18799,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+15551,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+15552,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+16796,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18800,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+15553,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+15554,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16797,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+15554,"ysyxSoCFull fpga chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+15555,"ysyxSoCFull fpga chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+15556,"ysyxSoCFull fpga chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+15557,"ysyxSoCFull fpga chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+15558,"ysyxSoCFull fpga chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull fpga chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull fpga chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull fpga chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+15559,"ysyxSoCFull fpga chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+16798,"ysyxSoCFull fpga chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+15560,"ysyxSoCFull fpga chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+15561,"ysyxSoCFull fpga chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+15562,"ysyxSoCFull fpga chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+16796,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18800,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+15553,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+15554,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+16797,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+16796,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18800,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+15553,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+15554,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16797,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+15554,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+16797,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+16796,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18800,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+15553,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+15563,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15564,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+15565+i*1,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+21765,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+18799,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+15551,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+15552,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18772,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+15431,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+15432,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15597+i*1,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+15432,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15552,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+16799,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+15431,"ysyxSoCFull fpga chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+15598,"ysyxSoCFull fpga chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull fpga chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+16800,"ysyxSoCFull fpga chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqc reset", false,-1);
        tracep->declBit(c+15433,"ysyxSoCFull fpga chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+15434,"ysyxSoCFull fpga chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18773,"ysyxSoCFull fpga chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+15435,"ysyxSoCFull fpga chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+15436,"ysyxSoCFull fpga chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+15433,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+15434,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18805,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+15599,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+15600,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+15599,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+15600,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18773,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+15435,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+15436,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+15433,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+15434,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18805,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+15599,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+15600,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+16801,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18806,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+15601,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+15602,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16802,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+15602,"ysyxSoCFull fpga chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+15603,"ysyxSoCFull fpga chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+15604,"ysyxSoCFull fpga chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+15605,"ysyxSoCFull fpga chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+15606,"ysyxSoCFull fpga chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+18807,"ysyxSoCFull fpga chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+18808,"ysyxSoCFull fpga chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+18809,"ysyxSoCFull fpga chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+15607,"ysyxSoCFull fpga chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+16803,"ysyxSoCFull fpga chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+15608,"ysyxSoCFull fpga chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+15609,"ysyxSoCFull fpga chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+15610,"ysyxSoCFull fpga chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+16801,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18806,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+15601,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+15602,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+16802,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+16801,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18806,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+15601,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+15602,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16802,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+15602,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+16802,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+16801,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18806,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+15601,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+15611,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15612,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+15613+i*1,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+21766,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+15599,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+15600,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18773,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+15435,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+15436,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15645+i*1,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+15436,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15600,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+16804,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+15435,"ysyxSoCFull fpga chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+15646,"ysyxSoCFull fpga chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull fpga chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+16805,"ysyxSoCFull fpga chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqd reset", false,-1);
        tracep->declBit(c+15437,"ysyxSoCFull fpga chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+15438,"ysyxSoCFull fpga chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18774,"ysyxSoCFull fpga chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+15439,"ysyxSoCFull fpga chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+15440,"ysyxSoCFull fpga chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+15437,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+15438,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18811,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+15647,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+15648,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+15647,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+15648,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18774,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+15439,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+15440,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+15437,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+15438,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18811,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+15647,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+15648,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18812,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+15649,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+15650,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+15650,"ysyxSoCFull fpga chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+15651,"ysyxSoCFull fpga chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+15652,"ysyxSoCFull fpga chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+15653,"ysyxSoCFull fpga chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+15654,"ysyxSoCFull fpga chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull fpga chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull fpga chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull fpga chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+15655,"ysyxSoCFull fpga chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+15656,"ysyxSoCFull fpga chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+15657,"ysyxSoCFull fpga chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+15658,"ysyxSoCFull fpga chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18812,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+15649,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+15650,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18812,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+15649,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+15650,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+15650,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18812,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+15649,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+15659,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15660,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+15661+i*1,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+21767,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+15647,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+15648,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18774,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+15439,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+15440,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15693+i*1,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+15440,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15648,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+15439,"ysyxSoCFull fpga chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+15694,"ysyxSoCFull fpga chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+16810,"ysyxSoCFull fpga chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqe reset", false,-1);
        tracep->declBit(c+15441,"ysyxSoCFull fpga chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+15442,"ysyxSoCFull fpga chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18775,"ysyxSoCFull fpga chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+15443,"ysyxSoCFull fpga chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+15444,"ysyxSoCFull fpga chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+15441,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+15442,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+15695,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+15696,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+15695,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+15696,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18775,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+15443,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+15444,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+15441,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+15442,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+15695,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+15696,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+16811,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18818,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+15697,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+15698,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16812,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+15698,"ysyxSoCFull fpga chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+15699,"ysyxSoCFull fpga chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+15700,"ysyxSoCFull fpga chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+15701,"ysyxSoCFull fpga chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+15702,"ysyxSoCFull fpga chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull fpga chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull fpga chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull fpga chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+15703,"ysyxSoCFull fpga chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+16813,"ysyxSoCFull fpga chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+15704,"ysyxSoCFull fpga chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+15705,"ysyxSoCFull fpga chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+15706,"ysyxSoCFull fpga chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+16811,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18818,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+15697,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+15698,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+16812,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+16811,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18818,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+15697,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+15698,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+16812,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+15698,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+16812,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+16811,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18818,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+15697,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+15707,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15708,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+15709+i*1,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+21768,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+15695,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+15696,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18775,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+15443,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+15444,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15741+i*1,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+15444,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15696,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+16814,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+15443,"ysyxSoCFull fpga chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+15742,"ysyxSoCFull fpga chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull fpga chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+16815,"ysyxSoCFull fpga chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+18776,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+15445,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15446,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15447,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15448,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15449,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5930,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5931,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5934,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+5930,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5931,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5934,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18824,"ysyxSoCFull fpga chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+18825,"ysyxSoCFull fpga chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+18826,"ysyxSoCFull fpga chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull fpga chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+18827,"ysyxSoCFull fpga chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18829,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20775,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20776,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20777,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20778,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20653,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20654,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18830,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+15450,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15451,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15452,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15453,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15454,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5925,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5927,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5928,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5929,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+5925,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5927,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5928,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5929,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18833,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+18835,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+18836,"ysyxSoCFull fpga chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18837,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18838,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20780,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20781,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20782,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20783,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20656,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20657,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20655,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+19211,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18123,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19647,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18544,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18544,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18318,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+20809,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+20810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18319,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18319,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18320,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+20664,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+20665,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18318,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+20666,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18321,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19647,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18544,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18318,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18625,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18322,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18626,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18627,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18324,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18628,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18325,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18322,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18325,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18324,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18327,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18625,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18322,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18322,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18328,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18626,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18330,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18331,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18627,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18324,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18324,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18333,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18628,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18325,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18325,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18334,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+20809,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+20810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20660,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20661,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20662,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20663,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19040,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19041,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18319,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18319,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18319,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18319,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18319,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18319,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+510,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18124,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19648,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18545,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18545,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18534,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18340,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19661,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19662,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19663,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19648,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18545,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18629,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18342,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18630,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18343,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18632,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18343,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18342,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18346,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18629,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18342,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18342,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18348,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18349,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18630,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18343,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18343,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18351,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18352,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18632,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18534,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20708,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20709,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20710,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20711,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19043,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19044,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18357,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+512,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18125,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19649,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18546,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18546,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18358,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18535,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18360,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19664,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19665,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18358,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19666,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18361,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19649,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18546,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18358,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18633,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18634,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18635,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18636,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18366,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18367,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18633,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18368,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18369,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18634,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18370,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18371,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18635,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18636,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18374,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18535,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20714,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20715,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20716,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20717,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19046,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19047,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18376,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18377,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+19212,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18126,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19650,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18547,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18547,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18378,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+20811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+20812,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18379,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18379,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18380,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+20667,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+20668,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18378,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+20669,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18381,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19650,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18547,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18378,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18382,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18638,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18639,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18384,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18640,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18382,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18386,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18384,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18387,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18382,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18382,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18388,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18389,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18638,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18390,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18391,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18639,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18384,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18384,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18392,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18393,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18640,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18394,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18395,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+20811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+20812,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20720,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20721,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20722,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20723,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19049,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19050,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18379,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18379,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18379,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18379,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18379,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18379,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18396,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18397,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19651,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18548,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18548,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18398,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18536,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18399,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18399,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18400,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19667,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19668,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18398,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19669,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18401,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19651,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18548,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18398,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18641,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18642,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18403,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18643,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18404,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18644,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18403,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18406,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18405,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18404,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18407,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18641,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18409,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18642,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18403,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18403,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18410,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18411,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18643,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18404,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18404,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18412,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18413,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18644,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18414,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18415,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18536,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20726,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20727,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20728,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20729,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19052,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19053,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18399,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18399,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18399,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18399,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18399,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18399,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18416,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18417,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+19959,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18303,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+5879,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5885,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5886,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5887,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5888,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5889,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5890,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5891,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5892,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19654,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18760,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18760,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18418,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+18111,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+5879,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+20813,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18420,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+20599,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+20600,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18418,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+20601,"ysyxSoCFull fpga chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18421,"ysyxSoCFull fpga chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19654,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18760,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18418,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18841,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18422,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18842,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18423,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18424,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18844,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18425,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18423,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18422,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18426,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18425,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18424,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18427,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18841,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18422,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18422,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18428,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18429,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18842,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18423,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18423,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18430,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18424,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18424,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18844,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18425,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18425,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+18111,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+5879,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+20813,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+5879,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20732,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20733,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20734,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20735,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19055,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19056,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+5880,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+5881,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5893,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5894,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5895,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5896,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5897,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5898,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5899,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5900,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19655,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18761,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18761,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18438,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17362,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+5881,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18537,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19670,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19671,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18438,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19672,"ysyxSoCFull fpga chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19655,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18761,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18438,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18845,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18846,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18443,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18847,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18848,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18443,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18446,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18445,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18447,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18845,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18448,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18449,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18846,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18443,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18443,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18450,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18451,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18847,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18452,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18453,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18848,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18454,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17362,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+5881,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18537,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+5881,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20738,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20739,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20740,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20741,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19058,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19059,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18456,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18457,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+5882,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+5883,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5901,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5902,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5903,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5904,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5905,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5906,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5907,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5908,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19656,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18762,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18762,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18458,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17363,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+5883,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18538,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18460,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19673,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19674,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18458,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19675,"ysyxSoCFull fpga chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18461,"ysyxSoCFull fpga chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19656,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18762,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18458,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18849,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18850,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18464,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18852,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18465,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18466,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18465,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18464,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18467,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18849,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18468,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18850,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18470,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18471,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18464,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18464,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18472,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18473,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18852,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18465,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18465,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18474,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18475,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17363,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+5883,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18538,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+5883,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20744,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20745,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20746,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20747,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19061,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19062,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18476,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18477,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+19960,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5909,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5910,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5911,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5912,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5913,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5914,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5915,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5916,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19657,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18763,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18763,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18478,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+18112,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+20814,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18480,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+20602,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+20603,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18478,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+20604,"ysyxSoCFull fpga chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18481,"ysyxSoCFull fpga chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19657,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18763,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18478,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18853,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18482,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18854,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18483,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18855,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18484,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18856,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18485,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18483,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18482,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18486,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18485,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18484,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18487,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18853,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18482,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18482,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18488,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18489,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18854,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18483,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18483,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18490,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18491,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18855,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18484,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18484,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18492,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18493,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18856,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18485,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18485,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18494,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18495,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+18112,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+20814,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20750,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20751,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20749,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20752,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20753,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19064,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19065,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18496,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18497,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+5860,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+5884,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5917,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5918,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5919,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5920,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5921,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5922,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5923,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5924,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19658,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18764,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18764,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18498,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17364,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+5884,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18539,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18499,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18499,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18500,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19676,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19677,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18498,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19678,"ysyxSoCFull fpga chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18501,"ysyxSoCFull fpga chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19658,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18764,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18498,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18857,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18502,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18858,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18503,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18859,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18504,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18860,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18505,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18503,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18502,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18506,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18505,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18504,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18507,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18857,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18502,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18502,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18508,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18509,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18858,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18503,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18503,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18510,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18511,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18859,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18504,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18504,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18512,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18513,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18860,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18505,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18505,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18514,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18515,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17364,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+5884,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18539,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+5884,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20756,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20757,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20758,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20759,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19067,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19068,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18499,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18499,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18499,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18499,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18499,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18499,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18516,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18517,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+497,"ysyxSoCFull asic chipMaster chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+501,"ysyxSoCFull asic chipMaster chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+502,"ysyxSoCFull asic chipMaster chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+19210,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+16883,"ysyxSoCFull asic chipMaster chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+561,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+562,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+19679,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+15743,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15744,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15745,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15746,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15747,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+19680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+15748,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15749,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15750,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15751,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15752,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+561,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+562,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15753,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+15754,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+15755,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15756,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15757,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+497,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+21769,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15758,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+15759,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+15760,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15761,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15762,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+501,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+21769,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15763,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+15764,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+15765,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15766,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15767,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+502,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+19210,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15768,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+15769,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+15770,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15771,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15772,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+15773,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+16883,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+21770,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15774,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+15775,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+15776,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15777,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15778,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+15779,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+15780,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+15755,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15756,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+15757,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15781,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+15782,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+15783,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+15785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+15786,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+15787,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+15760,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15761,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+15762,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15788,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+15789,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+15790,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15791,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+15792,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+15793,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+15794,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+15765,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15766,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+15767,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15795,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+15796,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+15797,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15798,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+15799,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+15800,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+15801,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+15770,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15771,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+15772,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15802,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+15803,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+15804,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15805,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+15806,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+15807,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+15808,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+15776,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15777,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+15778,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15809,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+15810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+15811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15812,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+15813,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+15814,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+15815,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+21770,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15816,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+15817,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+15818,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15819,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+15820,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20786,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+15821,"ysyxSoCFull asic chipMaster chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+15822,"ysyxSoCFull asic chipMaster chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+15823,"ysyxSoCFull asic chipMaster chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+15824,"ysyxSoCFull asic chipMaster chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+15825,"ysyxSoCFull asic chipMaster chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+15826,"ysyxSoCFull asic chipMaster chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+15827,"ysyxSoCFull asic chipMaster chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+15828,"ysyxSoCFull asic chipMaster chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+15829,"ysyxSoCFull asic chipMaster chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+15830,"ysyxSoCFull asic chipMaster chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+15831,"ysyxSoCFull asic chipMaster chiplink tx ioX_first", false,-1);
        tracep->declBus(c+15832,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+15833,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+15834,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+15835,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+15836,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+15837,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+15838,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+15839,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+15840,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+15841,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+15842,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+15843,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+15844,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+15845,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+15846,"ysyxSoCFull asic chipMaster chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+15847,"ysyxSoCFull asic chipMaster chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+15848,"ysyxSoCFull asic chipMaster chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+15849,"ysyxSoCFull asic chipMaster chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+15850,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+15851,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+15852,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+15853,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+15854,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+15855,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+15856,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+15857,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+15858,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+15859,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+15860,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+15861,"ysyxSoCFull asic chipMaster chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+15862,"ysyxSoCFull asic chipMaster chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+15863,"ysyxSoCFull asic chipMaster chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+15864,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+15865,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+15866,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+15867,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+15868,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+15869,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+15870,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+15871,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+15872,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+15873,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+15874,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+15875,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+15876,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+15877,"ysyxSoCFull asic chipMaster chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+15878,"ysyxSoCFull asic chipMaster chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+15880,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+15881,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+15882,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+15883,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+15884,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+15885,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+15886,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+15887,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+15888,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+15889,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+15890,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+15891,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+15892,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+15896,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+15897,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+15898,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+15899,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+15900,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+15901,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+15902,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+15903,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+15904,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+15905,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+15906,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+15907,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+15908,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+15909,"ysyxSoCFull asic chipMaster chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+15910,"ysyxSoCFull asic chipMaster chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+15911,"ysyxSoCFull asic chipMaster chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+15912,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+15913,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+15914,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+15915,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+15916,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+15917,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+15918,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+15919,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+15920,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+15921,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+15922,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+15923,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+15924,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+15925,"ysyxSoCFull asic chipMaster chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+15926,"ysyxSoCFull asic chipMaster chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+15927,"ysyxSoCFull asic chipMaster chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+15928,"ysyxSoCFull asic chipMaster chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+15929,"ysyxSoCFull asic chipMaster chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+19681,"ysyxSoCFull asic chipMaster chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+19682,"ysyxSoCFull asic chipMaster chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+19683,"ysyxSoCFull asic chipMaster chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+19684,"ysyxSoCFull asic chipMaster chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+19685,"ysyxSoCFull asic chipMaster chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+15930,"ysyxSoCFull asic chipMaster chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+15931,"ysyxSoCFull asic chipMaster chiplink tx forceXmit", false,-1);
        tracep->declBit(c+15932,"ysyxSoCFull asic chipMaster chiplink tx allowReturn", false,-1);
        tracep->declBit(c+15933,"ysyxSoCFull asic chipMaster chiplink tx f_valid", false,-1);
        tracep->declBus(c+15934,"ysyxSoCFull asic chipMaster chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+15819,"ysyxSoCFull asic chipMaster chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+15935,"ysyxSoCFull asic chipMaster chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+15936,"ysyxSoCFull asic chipMaster chiplink tx first", false,-1);
        tracep->declBus(c+15937,"ysyxSoCFull asic chipMaster chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+15938,"ysyxSoCFull asic chipMaster chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+15939,"ysyxSoCFull asic chipMaster chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+15940,"ysyxSoCFull asic chipMaster chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+15941,"ysyxSoCFull asic chipMaster chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+15942,"ysyxSoCFull asic chipMaster chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+15943,"ysyxSoCFull asic chipMaster chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+15944,"ysyxSoCFull asic chipMaster chiplink tx f_ready", false,-1);
        tracep->declBus(c+15945,"ysyxSoCFull asic chipMaster chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+15946,"ysyxSoCFull asic chipMaster chiplink tx send", false,-1);
        tracep->declBit(c+15947,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+15948,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+15949,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+15950,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+15951,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+15952,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+15953,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+15954,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+19686,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+19687,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+19688,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+19689,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+19690,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+19679,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+15743,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15744,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15745,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15746,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15747,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+18518,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+15955,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+15959,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+18540,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+19691,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+19691,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+19692,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+18518,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+15963,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+15965,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+18519,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+18518,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18518,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18518,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18518,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18520,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18521,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+15955,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+15959,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+18540,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+15959,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20674,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20675,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20676,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20677,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20678,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20679,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+19691,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19691,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19691,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19691,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19691,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19691,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19694,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19695,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+19680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+15748,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15749,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15750,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15751,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15752,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+561,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+562,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+18522,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+15967,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+15971,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+18541,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+18522,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+15975,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+15977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+18523,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+18522,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18522,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18522,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18522,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18524,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+15967,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+15971,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+18541,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+15971,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20682,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20683,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20684,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20685,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20686,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20687,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15753,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+15754,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+15755,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15756,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15757,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15754,"ysyxSoCFull asic chipMaster chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+15979,"ysyxSoCFull asic chipMaster chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+15755,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15756,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+15757,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15980,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15981,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+15982,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+19636,"ysyxSoCFull asic chipMaster chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull asic chipMaster chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+497,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+21769,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15758,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+15759,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+15760,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15761,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15762,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15759,"ysyxSoCFull asic chipMaster chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+15983,"ysyxSoCFull asic chipMaster chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+15760,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15761,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+15762,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+21771,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+21772,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+21773,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15984,"ysyxSoCFull asic chipMaster chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+501,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+21769,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15763,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+15764,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+15765,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15766,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15767,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15764,"ysyxSoCFull asic chipMaster chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+15985,"ysyxSoCFull asic chipMaster chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+15765,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15766,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+15767,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+21774,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+21775,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+21776,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15986,"ysyxSoCFull asic chipMaster chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+502,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+19210,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15768,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+15769,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+15770,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15771,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15772,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15769,"ysyxSoCFull asic chipMaster chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+15987,"ysyxSoCFull asic chipMaster chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+15770,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15771,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+15772,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15988,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15989,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+15990,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15991,"ysyxSoCFull asic chipMaster chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+15992,"ysyxSoCFull asic chipMaster chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+15773,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+16883,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+21770,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15774,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+15775,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+15776,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15777,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15778,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15775,"ysyxSoCFull asic chipMaster chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+15993,"ysyxSoCFull asic chipMaster chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+15776,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15777,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+15778,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+21777,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+21778,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+21779,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15994,"ysyxSoCFull asic chipMaster chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+15779,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+15780,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+15755,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15756,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+15757,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15781,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+15782,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+15783,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+15785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15782,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+15995,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+15783,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+15785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15996,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15997,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+15998,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15999,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+16000,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+15786,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+15787,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+15760,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15761,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+15762,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15788,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+15789,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+15790,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15791,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+15792,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15789,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+16001,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+15790,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15791,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+15792,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16002,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16003,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+16004,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16005,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+16006,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+15793,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+15794,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+15765,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15766,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+15767,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15795,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+15796,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+15797,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15798,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+15799,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15796,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+16007,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+15797,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15798,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+15799,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16008,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16009,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+16010,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16011,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+16012,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+15800,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+15801,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+15770,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15771,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+15772,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15802,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+15803,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+15804,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15805,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+15806,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15803,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+16013,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+15804,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15805,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+15806,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16014,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16015,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+16016,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16017,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+16018,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+15807,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+15808,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+15776,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15777,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+15778,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15809,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+15810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+15811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15812,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+15813,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+15811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15812,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+15813,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16020,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16021,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+16022,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16023,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+16024,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+15814,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+15815,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+21770,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15816,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+15817,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+15818,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15819,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+15820,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15817,"ysyxSoCFull asic chipMaster chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+16025,"ysyxSoCFull asic chipMaster chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+15818,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15819,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+15820,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16026,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16027,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+16028,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16029,"ysyxSoCFull asic chipMaster chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+16030,"ysyxSoCFull asic chipMaster chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull fpga chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+5862,"ysyxSoCFull fpga chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+5863,"ysyxSoCFull fpga chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+5864,"ysyxSoCFull fpga chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+5865,"ysyxSoCFull fpga chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+5866,"ysyxSoCFull fpga chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+5867,"ysyxSoCFull fpga chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+5868,"ysyxSoCFull fpga chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+5869,"ysyxSoCFull fpga chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+5870,"ysyxSoCFull fpga chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+5871,"ysyxSoCFull fpga chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+5872,"ysyxSoCFull fpga chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+5873,"ysyxSoCFull fpga chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+19958,"ysyxSoCFull fpga chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+5874,"ysyxSoCFull fpga chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+5875,"ysyxSoCFull fpga chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+17445,"ysyxSoCFull fpga chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+5925,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5927,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5928,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5929,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5930,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5931,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5934,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+19701,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+16031,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+16032,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+16033,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+16034,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+16035,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5925,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5927,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5928,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5929,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+19702,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+16036,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+16037,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+16038,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+16039,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+16040,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5930,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5931,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5934,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+5862,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+5863,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5864,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+5865,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16041,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+16042,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+16043,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16044,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+16045,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+5866,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+5867,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5868,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+21769,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16046,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+16047,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+16048,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16049,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+16050,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+5869,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+5870,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5871,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+21769,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16051,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+16052,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+16053,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16054,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+16055,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+5872,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+5873,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+19958,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5874,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+5875,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16056,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+16057,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+16058,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16059,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+16060,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+16061,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+17445,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+21770,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16062,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+16063,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+16064,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16065,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+16066,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+16067,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+16068,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+16043,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16044,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+16045,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16069,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+16070,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+16071,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16072,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+16073,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+16074,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+16075,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+16048,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16049,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+16050,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16076,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+16077,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+16078,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16079,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+16080,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+16081,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+16082,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+16053,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16054,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+16055,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16083,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+16084,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+16085,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16086,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+16087,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+16088,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+16089,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+16058,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16059,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+16060,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16090,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+16092,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16093,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+16094,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+16095,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+16096,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+16064,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16065,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+16066,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16097,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+16098,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+16099,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16100,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+16101,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+16102,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+16103,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+21770,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16104,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+16105,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+16106,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16107,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+16108,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20787,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+16109,"ysyxSoCFull fpga chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+16110,"ysyxSoCFull fpga chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+16111,"ysyxSoCFull fpga chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+16112,"ysyxSoCFull fpga chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+16113,"ysyxSoCFull fpga chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+16114,"ysyxSoCFull fpga chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+16115,"ysyxSoCFull fpga chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+16116,"ysyxSoCFull fpga chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+16117,"ysyxSoCFull fpga chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+16118,"ysyxSoCFull fpga chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+16119,"ysyxSoCFull fpga chiplink tx ioX_first", false,-1);
        tracep->declBus(c+16120,"ysyxSoCFull fpga chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+16121,"ysyxSoCFull fpga chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+16122,"ysyxSoCFull fpga chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+16123,"ysyxSoCFull fpga chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+16124,"ysyxSoCFull fpga chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+16125,"ysyxSoCFull fpga chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+16126,"ysyxSoCFull fpga chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+16127,"ysyxSoCFull fpga chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+16128,"ysyxSoCFull fpga chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+16129,"ysyxSoCFull fpga chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+16130,"ysyxSoCFull fpga chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+16131,"ysyxSoCFull fpga chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+16132,"ysyxSoCFull fpga chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+16133,"ysyxSoCFull fpga chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+16134,"ysyxSoCFull fpga chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+16135,"ysyxSoCFull fpga chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+16136,"ysyxSoCFull fpga chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+16137,"ysyxSoCFull fpga chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+16138,"ysyxSoCFull fpga chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+16139,"ysyxSoCFull fpga chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+16140,"ysyxSoCFull fpga chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+16141,"ysyxSoCFull fpga chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+16142,"ysyxSoCFull fpga chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+16143,"ysyxSoCFull fpga chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+16144,"ysyxSoCFull fpga chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+16145,"ysyxSoCFull fpga chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+16146,"ysyxSoCFull fpga chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+16147,"ysyxSoCFull fpga chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+16148,"ysyxSoCFull fpga chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+16149,"ysyxSoCFull fpga chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+16150,"ysyxSoCFull fpga chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+16151,"ysyxSoCFull fpga chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+16152,"ysyxSoCFull fpga chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+16153,"ysyxSoCFull fpga chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+16154,"ysyxSoCFull fpga chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+16155,"ysyxSoCFull fpga chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+16156,"ysyxSoCFull fpga chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+16157,"ysyxSoCFull fpga chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+16158,"ysyxSoCFull fpga chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+16159,"ysyxSoCFull fpga chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+16160,"ysyxSoCFull fpga chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+16161,"ysyxSoCFull fpga chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+16162,"ysyxSoCFull fpga chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+16163,"ysyxSoCFull fpga chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+16164,"ysyxSoCFull fpga chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+16165,"ysyxSoCFull fpga chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+16166,"ysyxSoCFull fpga chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+16167,"ysyxSoCFull fpga chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+16168,"ysyxSoCFull fpga chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+16169,"ysyxSoCFull fpga chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+16170,"ysyxSoCFull fpga chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+16171,"ysyxSoCFull fpga chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+16172,"ysyxSoCFull fpga chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+16173,"ysyxSoCFull fpga chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+16174,"ysyxSoCFull fpga chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+16175,"ysyxSoCFull fpga chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+16176,"ysyxSoCFull fpga chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+16177,"ysyxSoCFull fpga chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+16178,"ysyxSoCFull fpga chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+16179,"ysyxSoCFull fpga chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+16180,"ysyxSoCFull fpga chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+16181,"ysyxSoCFull fpga chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+16182,"ysyxSoCFull fpga chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+16183,"ysyxSoCFull fpga chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+16184,"ysyxSoCFull fpga chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+16185,"ysyxSoCFull fpga chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+16186,"ysyxSoCFull fpga chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+16187,"ysyxSoCFull fpga chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+16188,"ysyxSoCFull fpga chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+16189,"ysyxSoCFull fpga chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+16190,"ysyxSoCFull fpga chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+16191,"ysyxSoCFull fpga chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+16192,"ysyxSoCFull fpga chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+16193,"ysyxSoCFull fpga chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+16194,"ysyxSoCFull fpga chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+16195,"ysyxSoCFull fpga chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+16196,"ysyxSoCFull fpga chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+16197,"ysyxSoCFull fpga chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+16198,"ysyxSoCFull fpga chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+16199,"ysyxSoCFull fpga chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+16200,"ysyxSoCFull fpga chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+16201,"ysyxSoCFull fpga chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+16202,"ysyxSoCFull fpga chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+16203,"ysyxSoCFull fpga chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+16204,"ysyxSoCFull fpga chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+16205,"ysyxSoCFull fpga chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+16206,"ysyxSoCFull fpga chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+16207,"ysyxSoCFull fpga chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+16208,"ysyxSoCFull fpga chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+16209,"ysyxSoCFull fpga chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+16210,"ysyxSoCFull fpga chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+16211,"ysyxSoCFull fpga chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+16212,"ysyxSoCFull fpga chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+16213,"ysyxSoCFull fpga chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+16214,"ysyxSoCFull fpga chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+16215,"ysyxSoCFull fpga chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+16216,"ysyxSoCFull fpga chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+16217,"ysyxSoCFull fpga chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+19703,"ysyxSoCFull fpga chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+19704,"ysyxSoCFull fpga chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+19705,"ysyxSoCFull fpga chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+19706,"ysyxSoCFull fpga chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+19707,"ysyxSoCFull fpga chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+16218,"ysyxSoCFull fpga chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+16219,"ysyxSoCFull fpga chiplink tx forceXmit", false,-1);
        tracep->declBit(c+16220,"ysyxSoCFull fpga chiplink tx allowReturn", false,-1);
        tracep->declBit(c+16221,"ysyxSoCFull fpga chiplink tx f_valid", false,-1);
        tracep->declBus(c+16222,"ysyxSoCFull fpga chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+16107,"ysyxSoCFull fpga chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+16223,"ysyxSoCFull fpga chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+16224,"ysyxSoCFull fpga chiplink tx first", false,-1);
        tracep->declBus(c+16225,"ysyxSoCFull fpga chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+16226,"ysyxSoCFull fpga chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+16227,"ysyxSoCFull fpga chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+16228,"ysyxSoCFull fpga chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+16229,"ysyxSoCFull fpga chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+16230,"ysyxSoCFull fpga chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+16231,"ysyxSoCFull fpga chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+16232,"ysyxSoCFull fpga chiplink tx f_ready", false,-1);
        tracep->declBus(c+16233,"ysyxSoCFull fpga chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+16234,"ysyxSoCFull fpga chiplink tx send", false,-1);
        tracep->declBit(c+16235,"ysyxSoCFull fpga chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+16236,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+16237,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+16238,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+16239,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+16240,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+16241,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+16242,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+19708,"ysyxSoCFull fpga chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+19709,"ysyxSoCFull fpga chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+19710,"ysyxSoCFull fpga chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+19711,"ysyxSoCFull fpga chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+19712,"ysyxSoCFull fpga chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+19701,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+16031,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+16032,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+16033,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+16034,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+16035,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5925,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5927,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5928,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5929,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+16243,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+16247,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+18542,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull fpga chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+16251,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+16253,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+18527,"ysyxSoCFull fpga chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18528,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18529,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+16243,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+16247,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+18542,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+16247,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20692,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20693,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20694,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20695,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20696,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20697,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+19702,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+16036,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+16037,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+16038,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+16039,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+16040,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5930,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5931,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5934,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+16255,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+16259,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+18543,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull fpga chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+19720,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+16263,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+16265,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+18531,"ysyxSoCFull fpga chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18532,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18533,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+16255,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+16259,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+18543,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+16259,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20700,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20701,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20702,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20703,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20704,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20705,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19721,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19722,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+5862,"ysyxSoCFull fpga chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+5863,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5864,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+5865,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16041,"ysyxSoCFull fpga chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+16042,"ysyxSoCFull fpga chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+16043,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16044,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+16045,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16042,"ysyxSoCFull fpga chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+16267,"ysyxSoCFull fpga chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+16043,"ysyxSoCFull fpga chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+16044,"ysyxSoCFull fpga chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+16045,"ysyxSoCFull fpga chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16268,"ysyxSoCFull fpga chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16269,"ysyxSoCFull fpga chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+16270,"ysyxSoCFull fpga chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+20605,"ysyxSoCFull fpga chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+20606,"ysyxSoCFull fpga chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+5866,"ysyxSoCFull fpga chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+5867,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5868,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+21769,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16046,"ysyxSoCFull fpga chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+16047,"ysyxSoCFull fpga chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+16048,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16049,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+16050,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16047,"ysyxSoCFull fpga chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+16271,"ysyxSoCFull fpga chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+16048,"ysyxSoCFull fpga chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+16049,"ysyxSoCFull fpga chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+16050,"ysyxSoCFull fpga chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+21780,"ysyxSoCFull fpga chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+21781,"ysyxSoCFull fpga chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+21782,"ysyxSoCFull fpga chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16272,"ysyxSoCFull fpga chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+5869,"ysyxSoCFull fpga chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+5870,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5871,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+21769,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16051,"ysyxSoCFull fpga chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+16052,"ysyxSoCFull fpga chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+16053,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16054,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+16055,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16052,"ysyxSoCFull fpga chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+16273,"ysyxSoCFull fpga chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+16053,"ysyxSoCFull fpga chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+16054,"ysyxSoCFull fpga chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+16055,"ysyxSoCFull fpga chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+21783,"ysyxSoCFull fpga chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+21784,"ysyxSoCFull fpga chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+21785,"ysyxSoCFull fpga chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16274,"ysyxSoCFull fpga chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+5872,"ysyxSoCFull fpga chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+5873,"ysyxSoCFull fpga chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+19958,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5874,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+5875,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16056,"ysyxSoCFull fpga chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+16057,"ysyxSoCFull fpga chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+16058,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16059,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+16060,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16057,"ysyxSoCFull fpga chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+16275,"ysyxSoCFull fpga chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+16058,"ysyxSoCFull fpga chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+16059,"ysyxSoCFull fpga chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+16060,"ysyxSoCFull fpga chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16276,"ysyxSoCFull fpga chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16277,"ysyxSoCFull fpga chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+16278,"ysyxSoCFull fpga chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16279,"ysyxSoCFull fpga chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+16280,"ysyxSoCFull fpga chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+16061,"ysyxSoCFull fpga chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+17445,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+21770,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16062,"ysyxSoCFull fpga chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+16063,"ysyxSoCFull fpga chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+16064,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16065,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+16066,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16063,"ysyxSoCFull fpga chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+16281,"ysyxSoCFull fpga chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+16064,"ysyxSoCFull fpga chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+16065,"ysyxSoCFull fpga chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+16066,"ysyxSoCFull fpga chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+21786,"ysyxSoCFull fpga chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+21787,"ysyxSoCFull fpga chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+21788,"ysyxSoCFull fpga chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16282,"ysyxSoCFull fpga chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+16067,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+16068,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+16043,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16044,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+16045,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16069,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+16070,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+16071,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16072,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+16073,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16070,"ysyxSoCFull fpga chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+16283,"ysyxSoCFull fpga chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+16071,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+16072,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+16073,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16284,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16285,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+16286,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16287,"ysyxSoCFull fpga chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+16288,"ysyxSoCFull fpga chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+16074,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+16075,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+16048,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16049,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+16050,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16076,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+16077,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+16078,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16079,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+16080,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16077,"ysyxSoCFull fpga chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+16289,"ysyxSoCFull fpga chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+16078,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+16079,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+16080,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16290,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16291,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+16292,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16293,"ysyxSoCFull fpga chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+16294,"ysyxSoCFull fpga chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+16081,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+16082,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+16053,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16054,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+16055,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16083,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+16084,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+16085,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16086,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+16087,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16084,"ysyxSoCFull fpga chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+16295,"ysyxSoCFull fpga chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+16085,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+16086,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+16087,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16296,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16297,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+16298,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16299,"ysyxSoCFull fpga chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+16300,"ysyxSoCFull fpga chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+16088,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+16089,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+16058,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16059,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+16060,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16090,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+16092,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16093,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+16094,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16091,"ysyxSoCFull fpga chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+16301,"ysyxSoCFull fpga chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+16092,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+16093,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+16094,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16302,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16303,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+16304,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16305,"ysyxSoCFull fpga chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+16306,"ysyxSoCFull fpga chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+16095,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+16096,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+16064,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16065,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+16066,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16097,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+16098,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+16099,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16100,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+16101,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16098,"ysyxSoCFull fpga chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+16307,"ysyxSoCFull fpga chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+16099,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+16100,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+16101,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16308,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16309,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+16310,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16311,"ysyxSoCFull fpga chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+16312,"ysyxSoCFull fpga chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+16102,"ysyxSoCFull fpga chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+16103,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+21770,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16104,"ysyxSoCFull fpga chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+16105,"ysyxSoCFull fpga chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+16106,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+16107,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+16108,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+16105,"ysyxSoCFull fpga chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+16313,"ysyxSoCFull fpga chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+16106,"ysyxSoCFull fpga chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+16107,"ysyxSoCFull fpga chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+16108,"ysyxSoCFull fpga chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+16314,"ysyxSoCFull fpga chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+16315,"ysyxSoCFull fpga chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+16316,"ysyxSoCFull fpga chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+16317,"ysyxSoCFull fpga chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+16318,"ysyxSoCFull fpga chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+18555,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+15108,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+15109,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19647,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18544,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19647,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18645,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18646,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+18646,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+18647,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18648,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18649,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+18645,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+18650,"ysyxSoCFull asic chipMaster chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+18651,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+18544,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19647,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18645,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19723,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18652,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18653,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18654,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18655,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18653,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18652,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18656,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18655,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18654,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18657,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19723,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18652,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18652,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18658,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18659,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18653,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18653,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18660,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18661,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18654,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18654,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18663,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18655,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18655,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18664,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18665,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19641,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19642,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19643,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19644,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+18646,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18646,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18646,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18646,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18646,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18646,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18666,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+18556,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+15112,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+15113,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19648,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18545,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19648,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+18670,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18671,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18672,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+18673,"ysyxSoCFull asic chipMaster chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+18545,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19648,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18675,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18676,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19730,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18678,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18676,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18675,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18678,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18675,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18675,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18676,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18676,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18683,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18684,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18685,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18686,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19730,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18678,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18678,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18687,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18688,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19766,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19767,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19770,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19771,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18689,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18690,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+18557,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+15116,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19649,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18546,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19649,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18691,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+18693,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18694,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18695,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+18691,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+18696,"ysyxSoCFull asic chipMaster chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+18697,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+18546,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19649,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18691,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19731,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18698,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18699,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19734,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18699,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18698,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18702,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18701,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18703,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19731,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18698,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18698,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18704,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18705,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18699,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18699,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18706,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18707,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18708,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18709,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19734,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18710,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18711,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19776,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19777,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19778,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19779,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18712,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18713,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+18558,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+15120,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+15121,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19650,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18547,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19650,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18714,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18715,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+18715,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+18716,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18717,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18718,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+18714,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+18719,"ysyxSoCFull asic chipMaster chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+18547,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19650,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18714,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19735,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18722,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18723,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18724,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18722,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18725,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18724,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18723,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18726,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19735,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18727,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18728,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18722,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18722,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18729,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18730,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18723,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18723,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18731,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18732,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18724,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18724,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18733,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18734,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19785,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19789,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+18715,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18715,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18715,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18715,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18715,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18715,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18735,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18736,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+18559,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+15124,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+15125,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19651,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18548,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19651,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18737,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18738,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+18738,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+18739,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18740,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18741,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+18737,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+18742,"ysyxSoCFull asic chipMaster chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+18743,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+18548,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19651,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18737,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18744,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19740,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18745,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19741,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18746,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19742,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18745,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18744,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18748,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18747,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18746,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18749,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18744,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18744,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18750,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18751,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19740,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18745,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18745,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18752,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18753,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19741,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18746,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18746,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18755,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19742,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18756,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19794,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19795,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19796,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19797,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+18738,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18738,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18738,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18738,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18738,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18738,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18758,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+18771,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+15427,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+15428,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5885,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5886,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5887,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5888,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5889,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5890,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5891,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5892,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19654,"ysyxSoCFull fpga chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18760,"ysyxSoCFull fpga chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19654,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18861,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18862,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+5885,"ysyxSoCFull fpga chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+5886,"ysyxSoCFull fpga chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+5887,"ysyxSoCFull fpga chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+5888,"ysyxSoCFull fpga chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+5889,"ysyxSoCFull fpga chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+5890,"ysyxSoCFull fpga chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+5891,"ysyxSoCFull fpga chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+5892,"ysyxSoCFull fpga chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+18862,"ysyxSoCFull fpga chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+18863,"ysyxSoCFull fpga chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18864,"ysyxSoCFull fpga chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18865,"ysyxSoCFull fpga chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+18861,"ysyxSoCFull fpga chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull fpga chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+18867,"ysyxSoCFull fpga chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+18760,"ysyxSoCFull fpga chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19654,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18861,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19743,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19746,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18871,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18871,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19743,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18877,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18878,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18879,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19746,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18871,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18871,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18880,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18881,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20610,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20611,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20608,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20612,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20613,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20614,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20615,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+18862,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18862,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18862,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18862,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20609,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18862,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18862,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18882,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18883,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+18772,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+15431,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+15432,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5893,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5894,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5895,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5896,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5897,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5898,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5899,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5900,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19655,"ysyxSoCFull fpga chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18761,"ysyxSoCFull fpga chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19655,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18884,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+18885,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+5893,"ysyxSoCFull fpga chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+5894,"ysyxSoCFull fpga chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+5895,"ysyxSoCFull fpga chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+5896,"ysyxSoCFull fpga chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+5897,"ysyxSoCFull fpga chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+5898,"ysyxSoCFull fpga chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+5899,"ysyxSoCFull fpga chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+5900,"ysyxSoCFull fpga chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+18885,"ysyxSoCFull fpga chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18887,"ysyxSoCFull fpga chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18888,"ysyxSoCFull fpga chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+18884,"ysyxSoCFull fpga chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+18889,"ysyxSoCFull fpga chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+18890,"ysyxSoCFull fpga chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+18761,"ysyxSoCFull fpga chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19655,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18884,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19747,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19748,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18892,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19749,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18893,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18894,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18892,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18895,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18894,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18893,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18896,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19747,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18897,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18898,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19748,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18892,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18892,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18900,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19749,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18893,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18893,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18901,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18902,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18894,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18894,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18903,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18904,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20619,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20620,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20617,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20621,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20622,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20623,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20624,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+18885,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18885,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18885,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18885,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20618,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18885,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18885,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18906,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+18773,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+15435,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+15436,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5901,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5902,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5903,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5904,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5905,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5906,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5907,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5908,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18762,"ysyxSoCFull fpga chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18907,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18908,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+5901,"ysyxSoCFull fpga chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+5902,"ysyxSoCFull fpga chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+5903,"ysyxSoCFull fpga chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+5904,"ysyxSoCFull fpga chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+5905,"ysyxSoCFull fpga chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+5906,"ysyxSoCFull fpga chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+5907,"ysyxSoCFull fpga chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+5908,"ysyxSoCFull fpga chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+18908,"ysyxSoCFull fpga chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+18909,"ysyxSoCFull fpga chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18910,"ysyxSoCFull fpga chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18911,"ysyxSoCFull fpga chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+18907,"ysyxSoCFull fpga chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+18912,"ysyxSoCFull fpga chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+18913,"ysyxSoCFull fpga chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+18762,"ysyxSoCFull fpga chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18907,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18914,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19752,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18915,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19753,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18916,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19754,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18917,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18915,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18914,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18918,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18917,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18916,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18919,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18914,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18914,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18920,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18921,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19752,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18915,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18915,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18922,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18923,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19753,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18916,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18916,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18924,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18925,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19754,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18917,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18917,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18926,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18927,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20628,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20629,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20626,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20630,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20631,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20632,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20633,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+18908,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18908,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18908,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18908,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18908,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18908,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18929,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+18774,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+15439,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+15440,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5909,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5910,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5911,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5912,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5913,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5914,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5915,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5916,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19657,"ysyxSoCFull fpga chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18763,"ysyxSoCFull fpga chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19657,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18931,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+5909,"ysyxSoCFull fpga chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+5910,"ysyxSoCFull fpga chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+5911,"ysyxSoCFull fpga chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+5912,"ysyxSoCFull fpga chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+5913,"ysyxSoCFull fpga chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+5914,"ysyxSoCFull fpga chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+5915,"ysyxSoCFull fpga chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+5916,"ysyxSoCFull fpga chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+18931,"ysyxSoCFull fpga chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+18932,"ysyxSoCFull fpga chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18933,"ysyxSoCFull fpga chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18934,"ysyxSoCFull fpga chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+18935,"ysyxSoCFull fpga chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+18936,"ysyxSoCFull fpga chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+18763,"ysyxSoCFull fpga chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19657,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19755,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18938,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19758,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18940,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18938,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18941,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18940,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18942,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19755,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18943,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18944,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18938,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18938,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18945,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18946,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18947,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19758,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18940,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18940,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18949,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18950,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20637,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20638,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20635,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20639,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20640,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20641,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20642,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+18931,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18931,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18931,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18931,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20636,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18931,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18931,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18951,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18952,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+18775,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+15443,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+15444,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5917,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5918,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5919,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5920,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5921,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5922,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5923,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5924,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19658,"ysyxSoCFull fpga chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18764,"ysyxSoCFull fpga chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19658,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18953,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+5917,"ysyxSoCFull fpga chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+5918,"ysyxSoCFull fpga chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+5919,"ysyxSoCFull fpga chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+5920,"ysyxSoCFull fpga chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+5921,"ysyxSoCFull fpga chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+5922,"ysyxSoCFull fpga chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+5923,"ysyxSoCFull fpga chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+5924,"ysyxSoCFull fpga chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+18954,"ysyxSoCFull fpga chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+18955,"ysyxSoCFull fpga chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18956,"ysyxSoCFull fpga chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18957,"ysyxSoCFull fpga chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+18953,"ysyxSoCFull fpga chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+18958,"ysyxSoCFull fpga chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+18959,"ysyxSoCFull fpga chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+18764,"ysyxSoCFull fpga chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19658,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18953,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19759,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18960,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19760,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19761,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18962,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18960,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18964,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18962,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18965,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19759,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18960,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18960,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18966,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18967,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19760,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18968,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18969,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19761,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18962,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18962,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18970,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18971,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18972,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18973,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20646,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20647,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20644,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20648,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20649,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20650,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20651,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18974,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18975,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
    }
}
