#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 20 19:05:07 2024
# Process ID: 25252
# Current directory: F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27296 F:\Git_Repository\FPGA_myself\DVB-S\Mul_Wave\Mul_Wave.xpr
# Log file: F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/vivado.log
# Journal file: F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
start_gui
open_project F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.xpr
delete_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
set_property synth_checkpoint_mode None [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/top_tb_behav.wcfg
source top_tb.tcl
run 10 us
run 10 us
restart
run 10 us
restart
run 10 us
run 10 us
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd}
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/top_tb_behav.wcfg}
close_sim
