library ieee;
use ieee.std_logic_1164.all;
use pkg.all;

	entity somador is
		port(a, b: in std_logic_vector (3 downto 0);
				cin: in std_logic_vector;
				soma: out std_logic_vector(3 downto 0);
				cout: out std_logic);
	end somador;
	
	architecture logic of somador is
		signal c: in std_logic_vector (4 downto 0);
		
		s<= fulladder portmap 