REM  ******************************************************
REM  Registers Updated From visionICE BCM4710
REM  ******************************************************

GPR
R00(ZR) R01(AT) R02(V0) R03(V1) R04(A0) R05(A1) R06(A2) R07(A3) R08(T0) R09(T1) R10(T2) R11(T3) R12(T4) R13(T5) R14(T6) R15(T7) R16(S0) R17(S1) R18(S2) R19(S3) R20(S4) R21(S5) R22(S6) R23(S7) R24(T8) R25(T9) R26(K0) R27(K1) R28(GP) R29(SP) R30(S8) R31(RA) PC CAUSE STATUS LO HI FPCSR 
CP0
BADVADDR(8) COUNT(9) ENTRYHGH(10) COMPARE(11) STATUS(12) CAUSE(13) EPC(14) PRID(15) CONFIG(16) CONFIG1(16) LLADDR(17) BRCM(22) DEBUG(23) DEPC(24) DATALOW(28) TAGLOW(28) EPCERR(30) DESAVE(31) 
SDRAM
MEMRESET0 MEMRESET1 MEMRESET2 MEMBASE CONFIG INITCONTROL0 INITCONTROL1 INITCONTROL2 INITCONTROL3 INITCONTROL4 INITCONTROL5 INITCONTROL6 INITCONTROL7 INITCONTROL8 INITCONTROL9 INITCONTROL REFRESH
USB
USB_RESET0 USB_RESET1 USB_RESET2 USB_DEVCONTROL USB_DEVSTATUS USB_BISTSTATUS USB_USBSETTING USB_USBFRAME USB_INTSTATUS0 USB_INTMASK0 USB_INTSTATUS1 USB_INTMASK1 USB_INTSTATUS2 USB_INTMASK2 USB_INTSTATUS3 USB_INTMASK3 USB_INTSTATUS4 USB_INTMASK4 USB_USBINTSTATUS USB_USBINTMASK USB_CTLOUTSTATUS USB_RCV0LAZY USB_RCV1LAZY USB_RCV2LAZY USB_RCV3LAZY USB_RCV4LAZY USB_FIFOADDR USB_FIFODATALOW USB_FIFODATAHIGH USB_XMT0CONTROL USB_XMT0ADDR USB_XMT0PTR USB_XMT0STATUS USB_RCV0CONTROL USB_RCV0ADDR USB_RCV0PTR USB_RCV0STATUS USB_XMT1CONTROL USB_XMT1ADDR USB_XMT1PTR USB_XMT1STATUS USB_RCV1CONTROL USB_RCV1ADDR USB_RCV1PTR USB_RCV1STATUS USB_XMT2CONTROL USB_XMT2ADDR USB_XMT2PTR USB_XMT2STATUS USB_RCV2CONTROL USB_RCV2ADDR USB_RCV2PTR USB_RCV2STATUS USB_XMT3CONTROL USB_XMT3ADDR USB_XMT3PTR USB_XMT3STATUS USB_RCV3CONTROL USB_RCV3ADDR USB_RCV3PTR USB_RCV3STATUS USB_XMT4CONTROL USB_XMT4ADDR USB_XMT4PTR USB_XMT4STATUS USB_RCV4CONTROL USB_RCV4ADDR USB_RCV4PTR USB_RCV4STATUS USB_EP0BYTES USB_EP1BYTES USB_EP2BYTES USB_EP3BYTES USB_EP4BYTES USB_EP5BYTES USB_EP6BYTES USB_EP7BYTES USB_EP8BYTES USB_COMMANDADDR USB_ENDPOINT0CONFIG USB_ENDPOINT1CONFIG USB_ENDPOINT2CONFIG USB_ENDPOINT3CONFIG USB_ENDPOINT4CONFIG USB_ENDPOINT5CONFIG USB_ENDPOINT6CONFIG USB_ENDPOINT7CONFIG USB_ENDPOINT8CONFIG
ENET_0
E0_RESET0 E0_RESET1 E0_RESET2 E0_DEVCONTROL E0_BISTSTATUS E0_WAKEUPLENGTH E0_INTSTATUS E0_INTMASK E0_GPTIMER E0_ENETFTADDR E0_ENETFTDATA E0_EMACTXMAXBURSTLEN E0_EMACRXMAXBURSTLEN E0_EMACCONTROL E0_EMACFLOWCONTROL E0_INTRECVLAZY E0_XMTCONTROL E0_XMTADDR E0_XMTPTR E0_XMTSTATUS E0_RCVCONTROL E0_RCVADDR E0_RCVPTR E0_RCVSTATUS E0_FIFOADDR E0_FIFODATALOW E0_FIFODATAHIGH E0_RXCONFIG E0_RXMAXLENGTH E0_TXMAXLENGTH E0_MIISCONTROL E0_MIIDATA E0_EMACINTMASK E0_EMACINTSTATUS E0_CAMDATALO E0_CAMDATAHI E0_CAMCONTROL E0_ENETCONTROL E0_TXCONTROL E0_TXWATERMARK E0_MIBCONTROL E0_TX_GOOD_OCTETS E0_TX_GOOD_PKTS E0_TX_OCTETS E0_TX_PKTS E0_TX_BROADCASTS_PKTS E0_TX_MULTICASTS_PKTS E0_TX_LEN_64 E0_TX_LEN_65_TO_127 E0_TX_LEN_128_TO_255 E0_TX_LEN_256_TO_511 E0_TX_LEN_512_TO_1023 E0_TX_LEN_1024_TO_MAX E0_TX_JABBER_PKTS E0_TX_OVERSIZE0_PKTS E0_TX_FRAGMENT_PKTS E0_TX_UNDERRUNS E0_TX_TOTAL_COLS E0_TX_SINGLE0_COLS E0_TX_MULTIPLE0_COLS E0_TX_EXCESSIVE0_COLS E0_TX_LATE0_COLS E0_TX_DEFERED E0_TX_CARRIER_LOST E0_TX_PAUSE0_PKTS E0_RX_GOOD_OCTETS E0_RX_GOOD_PKTS E0_RX_OCTETS E0_RX_PKTS E0_RX_BROADCASTS_PKTS E0_RX_MULTICASTS_PKTS E0_RX_LEN_64 E0_RX_LEN_65_TO_127 E0_RX_LEN_128_TO_255 E0_RX_LEN_256_TO_511 E0_RX_LEN_512_TO_1023 E0_RX_LEN_1024_TO_MAX E0_RX_JABBER_PKTS E0_RX_OVERSIZE0_PKTS E0_RX_FRAGMENT_PKTS E0_RX_MISSED_PKTS E0_RX_CRC_ALIGN_ERRS E0_RX_UNDERSIZE E0_RX_CRC_ERRS E0_RX_ALIGN_ERRS E0_RX_SYMBOL_ERRS E0_RX_PAUSE0_PKTS E0_RX_NONPAUSE0_PKTS
ENET_1
E1_RESET0 E1_RESET1 E1_RESET2 E1_DEVCONTROL E1_BISTSTATUS E1_WAKEUPLENGTH E1_INTSTATUS E1_INTMASK E1_GPTIMER E1_ENETFTADDR E1_ENETFTDATA E1_EMACTXMAXBURSTLEN E1_EMACRXMAXBURSTLEN E1_EMACCONTROL E1_EMACFLOWCONTROL E1_INTRECVLAZY E1_XMTCONTROL E1_XMTADDR E1_XMTPTR E1_XMTSTATUS E1_RCVCONTROL E1_RCVADDR E1_RCVPTR E1_RCVSTATUS E1_FIFOADDR E1_FIFODATALOW E1_FIFODATAHIGH E1_RXCONFIG E1_RXMAXLENGTH E1_TXMAXLENGTH E1_MIISCONTROL E1_MIIDATA E1_EMACINTMASK E1_EMACINTSTATUS E1_CAMDATALO E1_CAMDATAHI E1_CAMCONTROL E1_ENETCONTROL E1_TXCONTROL E1_TXWATERMARK E1_MIBCONTROL E1_TX_GOOD_OCTETS E1_TX_GOOD_PKTS E1_TX_OCTETS E1_TX_PKTS E1_TX_BROADCASTS_PKTS E1_TX_MULTICASTS_PKTS E1_TX_LEN_64 E1_TX_LEN_65_TO_127 E1_TX_LEN_128_TO_255 E1_TX_LEN_256_TO_511 E1_TX_LEN_512_TO_1023 E1_TX_LEN_1024_TO_MAX E1_TX_JABBER_PKTS E1_TX_OVERSIZE1_PKTS E1_TX_FRAGMENT_PKTS E1_TX_UNDERRUNS E1_TX_TOTAL_COLS E1_TX_SINGLE1_COLS E1_TX_MULTIPLE1_COLS E1_TX_EXCESSIVE1_COLS E1_TX_LATE1_COLS E1_TX_DEFERED E1_TX_CARRIER_LOST E1_TX_PAUSE1_PKTS E1_RX_GOOD_OCTETS E1_RX_GOOD_PKTS E1_RX_OCTETS E1_RX_PKTS E1_RX_BROADCASTS_PKTS E1_RX_MULTICASTS_PKTS E1_RX_LEN_64 E1_RX_LEN_65_TO_127 E1_RX_LEN_128_TO_255 E1_RX_LEN_256_TO_511 E1_RX_LEN_512_TO_1023 E1_RX_LEN_1024_TO_MAX E1_RX_JABBER_PKTS E1_RX_OVERSIZE1_PKTS E1_RX_FRAGMENT_PKTS E1_RX_MISSED_PKTS E1_RX_CRC_ALIGN_ERRS E1_RX_UNDERSIZE E1_RX_CRC_ERRS E1_RX_ALIGN_ERRS E1_RX_SYMBOL_ERRS E1_RX_PAUSE1_PKTS E1_RX_NONPAUSE1_PKTS  
ILINE
I_RESET0 I_RESET1 I_RESET2 DEVCONTROL COMPAT BISTSTATUS WAKEUPLENGTH WAKEUPLENGTH1 INTSTATUS INTMASK GPTIMER ABSTIMER AFESTATUS AFECONTROL FRAMETRIM HPNAADDR HPNADATA GAPCONTROL TRACKERDEBUG FESTATUS FECONTROL FECSENSEON FECSENSEOFF FEDBGADDR FEDBGDATA CSPOWER MODCONTROL MODDEBUG CDCONTROL NOISETHRESHOLD FRAMESTATUS FRAMECONTROL ENETADDRLOWER ENETADDRUPPER ENETFTADDR ENETFTDATA LINKSRCLOWER LINKSRCUPPER MACCONTROL PCOM LINKCONTROL INTRCVLAZY TSCCONTROL TSCSID TXTIMESTAMPLO TXTIMESTAMPHI RXTIMESTAMPLO RXTIMESTAMPHI XMTCONTROL XMTADDR XMTPTR XMTSTATUS RCVCONTROL RCVADDR RCVPTR RCVSTATUS FIFOADDR FIFODATALOW FIFODATAHIGH CTRCOLLISIONS CTRCOLLFRAMES CTRSHORTFRAMES CTRLONGFRAME CTRFILTEREDFRAMES CTRMISSEDFRAMES CTRERRORFRAMESCTR1LINKRCVD CTRRCVTOOSHORT CTRXMTLINK CTRLATECOLL CTRIFGVIOLATION CTRSIGNALVIOLATION CTRSTACKBUBBLE QOSUSAGE0 QOSUSAGE1 QOSUSAGE2 QOSUSAGE3 QOSUSAGE4 QOSUSAGE5 QOSUSAGE6 QOSUSAGE7 QOSCOLL0 QOSCOLL1 QOSCOLL2 QOSCOLL3 QOSCOLL4 QOSCOLL5 QOSCOLL6 QOSCOLL7 QOSMACIDLE
CODEC
V90_RESET0 V90_RESET1 V90_RESET2 V90_DEVCONTROL V90_BISTSTATUS V90_INTSTATUS V90_INTMASK V90_GPTIMER V90_CODECSTATUS V90_IRXMTCLKDIVIDECOUNT V90_IRRCVCLKDIVIDECOUNT V90_AUDIOSCLKDIVIDECOUNT V90_AUDIOLRCKDIVIDECOUNT V90_AUDIOCONTROLOFFSET V90_XMTCONTROL V90_XMTADDR V90_XMTPTR V90_XMTSTATUS V90_RCVCONTROL V90_RCVADDR V90_RCVPTR V90_RCVSTATUS V90_FIFOADDR V90_FIFODATALOW V90_FIFODATAHIGH 
PCI
PCI_RESET0 PCI_RESET1 PCI_RESET2 PCI_PCICONTROL PCI_BISTSTATUS PCI_PCIARBCONTROL PCI_INTSTATUS PCI_INTMASK PCI_BROADCASTADDR PCI_BROADCASTDATA PCI_SBTOPCIXLATE0 PCI_SBTOPCIXLATE1 PCI_SBTOPCIXLATE2
