!SESSION 2023-05-24 17:06:21.587 -----------------------------------------------
eclipse.buildId=2022.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=ko_KR
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2023-05-24 17:07:14.417
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:20.519
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:20.521
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:20.530
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:20.650
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:20.650
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:20.651
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:20.667
!MESSAGE XSCT Command: [setws D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:20.668
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:20.683
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/Xilinx/Vitis/2022.2/data]. Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:20.684
!MESSAGE XSCT command with result: [setws D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis], Result: [null, ]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:07:25.125
!MESSAGE Opening file dialog using preferences. Current path: D:\Xilinx\Vitis\2022.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:44.953
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:45.267
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:45.288
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:45.291
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa], Result: [null, {"device": "xcku5p",
"family": "kintexuplus",
"timestamp": "Wed May 24 16:07:16 2023",
"vivado_version": "2022.2",
"part": "xcku5p-ffvb676-2-e",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:45.293
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:45.298
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa], Result: [null, {"AXI4_Lite_ER_0": {"hier_name": "AXI4_Lite_ER_0",
"type": "AXI4_Lite_ER",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_1": {"hier_name": "xlslice_1",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_2": {"hier_name": "xlslice_2",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_3": {"hier_name": "xlslice_3",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:59.385
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:59.391
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:59.394
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa microblaze_0 C_DATA_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:07:59.395
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa microblaze_0 C_DATA_SIZE], Result: [null, 32]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:00.536
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:00.556
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:00.628
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:00.644
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:00.646
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:00.653
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:02.079
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa -os standalone -processor microblaze_0 -app empty_application -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:02.088
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa -os standalone -processor microblaze_0 -app empty_application -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:03.670
!MESSAGE XSCT Command: [platform create -name {mainBD_wrapper} -hw {D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze\mainBD_wrapper.xsa} -out {D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:04.021
!MESSAGE XSCT command with result: [platform create -name {mainBD_wrapper} -hw {D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze\mainBD_wrapper.xsa} -out {D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis};platform write], Result: [null, Successfully saved  the platform at "D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:04.026
!MESSAGE XSCT Command: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {empty_application}], Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2023-05-24 17:08:04.040
!MESSAGE 
!STACK 0
java.lang.NullPointerException
	at org.eclipse.ui.part.IntroPart.dispose(IntroPart.java:99)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.dispose(ViewIntroAdapterPart.java:153)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.invalidate(CompatibilityPart.java:260)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.destroy(CompatibilityPart.java:417)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.uninject(InjectorImpl.java:200)
	at org.eclipse.e4.core.internal.di.Requestor.uninject(Requestor.java:176)
	at org.eclipse.e4.core.internal.contexts.ContextObjectSupplier$ContextInjectionListener.update(ContextObjectSupplier.java:89)
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:105)
	at org.eclipse.e4.core.internal.contexts.EclipseContext.removeListenersTo(EclipseContext.java:491)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.uninject(ContextInjectionFactory.java:184)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:954)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.disposeWidget(ElementReferenceRenderer.java:115)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:945)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:187)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:92)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:205)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:203)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:151)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:132)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:75)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:44)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:55)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:63)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:424)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:314)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.hidePart(PartServiceImpl.java:1406)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1537)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1496)
	at org.eclipse.ui.internal.WorkbenchPage.hideView(WorkbenchPage.java:2609)
	at org.eclipse.ui.internal.WorkbenchIntroManager.closeIntro(WorkbenchIntroManager.java:98)
	at com.xilinx.sdx.ui.utils.SWTUtils.closeWelcomeView(SWTUtils.java:529)
	at com.xilinx.sdx.scw.project.ScwProjectCreationHandler$1.run(ScwProjectCreationHandler.java:71)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3897)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3527)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:166)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:368)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:1033)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.execute(NewProjectCreationHandler.java:105)
	at com.xilinx.sdx.npw.NewProjectWizard._createApplicationProject(NewProjectWizard.java:214)
	at com.xilinx.sdx.npw.NewProjectWizard.performFinish(NewProjectWizard.java:161)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:832)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:472)
	at org.eclipse.jface.dialogs.Dialog.lambda$0(Dialog.java:619)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:84)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823)
	at org.eclipse.jface.window.Window.open(Window.java:799)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.run(OpenApplicationProjectWizardAction.java:27)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.clicked(OpenApplicationProjectWizardAction.java:44)
	at com.xilinx.ide.product.intro.IDEIntroPart.createApplicationProject(IDEIntroPart.java:475)
	at com.xilinx.ide.product.intro.IDEIntroPart$3.run(IDEIntroPart.java:274)
	at com.xilinx.ide.product.intro.IDEIntroPart$12.mouseUp(IDEIntroPart.java:402)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:224)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:06.794
!MESSAGE XSCT command with result: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {empty_application}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:06.797
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:06.822
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:06.833
!MESSAGE XSCT Command: [platform active {mainBD_wrapper}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:06.834
!MESSAGE XSCT command with result: [platform active {mainBD_wrapper}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:06.836
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:06.926
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:07.444
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:07.747
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:07.748
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:07.752
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [null, {"AXI4_Lite_ER_0": {"hier_name": "AXI4_Lite_ER_0",
"type": "AXI4_Lite_ER",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_1": {"hier_name": "xlslice_1",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_2": {"hier_name": "xlslice_2",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_3": {"hier_name": "xlslice_3",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:07.773
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:07.778
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:07.778
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:07.791
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.394
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.396
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.396
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.402
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.404
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.405
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.406
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.418
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.419
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.420
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.421
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.433
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.435
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.436
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.437
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.448
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.452
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.458
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.459
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.460
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.461
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.480
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.481
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.483
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0], Result: [null, AXI4_Lite_ER_0 axi_gpio_0 axi_uart16550_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.483
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.496
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Result: [null, {"AXI4_Lite_ER_0": {"name": "AXI4_Lite_ER",
"ver": "1.0",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.9",
},
"axi_uart16550_0": {"name": "uartns550",
"ver": "3.8",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.498
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.561
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [null, {"AXI4_Lite_ER_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"AXI4_Lite_ER_v1_0": {"name": "AXI4_Lite_ER",
"version": "1.0",
"repo": "D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/drivers/AXI4_Lite_ER_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"gpio_v4_9": {"name": "gpio",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uart16550_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartns550_v3_8": {"name": "uartns550",
"version": "3.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartns550_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_5": {"name": "clk_wiz",
"version": "1.5",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"xlslice_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"xlslice_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"xlslice_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"xlslice_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.564
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.566
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.567
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.569
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.612
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.614
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.615
!MESSAGE XSCT Command: [::hsi::utils::opensw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.631
!MESSAGE XSCT command with result: [::hsi::utils::opensw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.632
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa -sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss -app empty_application -processor microblaze_0 -os standalone -dir D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.692
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa -sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss -app empty_application -processor microblaze_0 -os standalone -dir D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.732
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\Test_Microblaze_App\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.907
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\Test_Microblaze_App\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.908
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.910
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [null, {"device": "xcku5p",
"family": "kintexuplus",
"timestamp": "Wed May 24 16:07:16 2023",
"vivado_version": "2022.2",
"part": "xcku5p-ffvb676-2-e",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.950
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:08.951
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:08:08.974
!MESSAGE Generating MD5 hash for file: D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\mainBD_wrapper\export\mainBD_wrapper\sw\mainBD_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:09.438
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:08:09.442
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/DMTS/AppData/Local/Temp/hwspec_mainBD_wrapper18426636683143767244/mainBD_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2023-05-24 17:08:09.748
!MESSAGE Indexed 'Test_Microblaze_App_system' (0 sources, 0 headers) in 0.002 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2023-05-24 17:08:09.751
!MESSAGE Indexed 'Test_Microblaze_App' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2023-05-24 17:08:12.721
!MESSAGE Indexed 'mainBD_wrapper' (167 sources, 180 headers) in 2.95 sec: 4,504 declarations; 17,248 references; 98 unresolved inclusions; 42 syntax errors; 339 unresolved names (1.5%)

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:32:51.236
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:32:51.244
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [{Format=D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace, Time=1684917171243, Code=1}, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:32:51.246
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:32:51.254
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [{Format=D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace, Time=1684917171253, Code=1}, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2023-05-24 17:32:51.524
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:32:51.785
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:32:51.797
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [{Format=D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace, Time=1684917171797, Code=1}, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:32:51.799
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:32:51.806
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [{Format=D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace, Time=1684917171806, Code=1}, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:32:51.814
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:32:51.822
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [{Format=D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace, Time=1684917171822, Code=1}, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:04.254
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:04.256
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:04.257
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:04.263
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:04.264
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:04.266
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:34:04.267
!MESSAGE Generating MD5 hash for file: D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\mainBD_wrapper\export\mainBD_wrapper\sw\mainBD_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:04.269
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:04.271
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2023-05-24 17:34:04.447
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:04.692
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:04.696
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [null, {"AXI4_Lite_ER_0": {"hier_name": "AXI4_Lite_ER_0",
"type": "AXI4_Lite_ER",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_1": {"hier_name": "xlslice_1",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_2": {"hier_name": "xlslice_2",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_3": {"hier_name": "xlslice_3",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:17.557
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:17.561
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:17.562
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:17.565
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:34:17.566
!MESSAGE Generating MD5 hash for file: D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\mainBD_wrapper\export\mainBD_wrapper\sw\mainBD_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:17.567
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:34:17.569
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2023-05-24 17:34:17.762
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:04.065
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:04.067
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:04.068
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:04.070
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:35:04.071
!MESSAGE Generating MD5 hash for file: D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\mainBD_wrapper\export\mainBD_wrapper\sw\mainBD_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:04.072
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:04.074
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2023-05-24 17:35:04.249
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:10.575
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:10.577
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:10.578
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:10.581
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:35:10.582
!MESSAGE Generating MD5 hash for file: D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\mainBD_wrapper\export\mainBD_wrapper\sw\mainBD_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:10.583
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:10.584
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2023-05-24 17:35:10.768
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:19.690
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:19.694
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:19.694
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:19.697
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:35:19.697
!MESSAGE Generating MD5 hash for file: D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\mainBD_wrapper\export\mainBD_wrapper\sw\mainBD_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:19.698
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:35:19.700
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2023-05-24 17:35:19.941
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:36:53.460
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:36:53.463
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:36:53.464
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:36:53.467
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:36:53.468
!MESSAGE Generating MD5 hash for file: D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\mainBD_wrapper\export\mainBD_wrapper\sw\mainBD_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:36:53.469
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:36:53.471
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY org.eclipse.ui 2 2 2023-05-24 17:36:58.073
!MESSAGE Invalid preference category path: com.xilinx.sdk.ui.preferences.page (bundle: com.xilinx.sdk.ui.customize, page: com.xilinx.sdk.ui.customize.sdkCustomizationPreferences)

!ENTRY org.eclipse.launchbar.core 2 0 2023-05-24 17:37:16.238
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-05-24 17:37:16.239
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-05-24 17:37:16.240
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:16.941
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:16.943
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [null, {"device": "xcku5p",
"family": "kintexuplus",
"timestamp": "Wed May 24 16:07:16 2023",
"vivado_version": "2022.2",
"part": "xcku5p-ffvb676-2-e",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:16.945
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:16.947
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:16.948
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:16.949
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:16.950
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:16.952
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.087
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.090
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [null, {}]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.091
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.108
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0], Result: [null, {"AXI4_Lite_ER_0": {},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151406080,
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151406084,
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151406088,
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151406092,
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151406096,
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151406100,
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151406104,
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151406108,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.110
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.115
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"AXI4_Lite_ER_0_S00_AXI": {"name": "AXI4_Lite_ER_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.116
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.119
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.121
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa mdm_1], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.123
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa mdm_1], Result: [null, {}]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.124
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa mdm_1], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.126
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.126
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa mdm_1], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.128
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.129
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.130
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.131
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.151
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:17.152
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY org.eclipse.tcf 4 0 2023-05-24 17:37:19.398
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2023-05-24 17:37:19.421
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2023-05-24 17:37:19.422
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2023-05-24 17:37:19.423
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2023-05-24 17:37:19.423
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2023-05-24 17:37:19.424
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.454
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.455
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.594
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.596
!MESSAGE XSCT Command: [version -server], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.598
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.599
!MESSAGE XSCT Command: [version], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.600
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.604
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.608
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.609
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.621
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.622
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.627
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.628
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.640
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.641
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.645
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.645
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.657
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.658
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.662
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.663
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.675
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.676
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.681
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.681
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.694
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.695
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level == 0}], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.708
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level == 0}], Result: [null, ]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.709
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.710
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.711
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.714
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.731
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.735
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.735
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.748
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.751
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.752
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.753
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.758
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.759
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.761
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.761
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.765
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.766
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.779
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.780
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.782
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-JTAG-SMT2NC-210308AE6122-04a62093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.786
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.811
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:19.812
!MESSAGE XSCT Command: [fpga -file D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/_ide/bitstream/mainBD_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.599
!MESSAGE XSCT command with result: [fpga -file D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/_ide/bitstream/mainBD_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.616
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.628
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.629
!MESSAGE XSCT Command: [loadhw -hw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa -regs], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.662
!MESSAGE XSCT command with result: [loadhw -hw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa -regs], Result: [null, mainBD_wrapper_1]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.663
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.664
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.665
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.676
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.677
!MESSAGE XSCT Command: [rst -system], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.682
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:28.683
!MESSAGE XSCT Command: [after 3000], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:31.685
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:31.688
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:31.699
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:31.700
!MESSAGE XSCT Command: [dow D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/Debug/Test_Microblaze_App.elf], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:31.750
!MESSAGE XSCT command with result: [dow D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/Debug/Test_Microblaze_App.elf], Result: [null, ]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:31.822
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:31.842
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:31.843
!MESSAGE XSCT Command: [con], Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:37:31.850
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-11: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:37:31.854
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:24.409
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-214

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:24.416
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-214

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.429
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.434
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.435
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.442
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.443
!MESSAGE XSCT Command: [version -server], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.444
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.445
!MESSAGE XSCT Command: [version], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.446
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.446
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.450
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.451
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.464
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.465
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.469
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.470
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.482
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.482
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.487
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.488
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.500
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.501
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.506
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.506
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.519
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.520
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.524
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.525
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.537
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.537
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level == 0}], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.552
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level == 0}], Result: [null, ]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.553
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.555
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.570
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.574
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.575
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.587
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.588
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.613
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:25.614
!MESSAGE XSCT Command: [fpga -file D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/_ide/bitstream/mainBD_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.375
!MESSAGE XSCT command with result: [fpga -file D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/_ide/bitstream/mainBD_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.394
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.408
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.409
!MESSAGE XSCT Command: [loadhw -hw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa -regs], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.413
!MESSAGE XSCT command with result: [loadhw -hw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa -regs], Result: [null, mainBD_wrapper_1]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.414
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.415
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.416
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.427
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.428
!MESSAGE XSCT Command: [rst -system], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.434
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:34.435
!MESSAGE XSCT Command: [after 3000], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:37.450
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:37.452
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:37.474
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:37.475
!MESSAGE XSCT Command: [dow D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/Debug/Test_Microblaze_App.elf], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:37.529
!MESSAGE XSCT command with result: [dow D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/Debug/Test_Microblaze_App.elf], Result: [null, ]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:37.590
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:37.604
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:37.605
!MESSAGE XSCT Command: [con], Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:38:37.611
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-12: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:38:37.613
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:40.261
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:40.264
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:40.264
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:40.267
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:45:40.268
!MESSAGE Generating MD5 hash for file: D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\mainBD_wrapper\export\mainBD_wrapper\sw\mainBD_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:40.269
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:40.270
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2023-05-24 17:45:40.440
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:52.775
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:52.778
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:52.779
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:52.780
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:45:52.782
!MESSAGE Generating MD5 hash for file: D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\mainBD_wrapper\export\mainBD_wrapper\sw\mainBD_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:52.783
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:45:52.784
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-16: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2023-05-24 17:45:53.031
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:46:26.509
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:46:26.513
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:46:26.514
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:46:26.516
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:46:26.517
!MESSAGE Generating MD5 hash for file: D:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze_Vitis\mainBD_wrapper\export\mainBD_wrapper\sw\mainBD_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:46:26.518
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:46:26.520
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/sw/mainBD_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:46:27.340
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:28.533
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-275

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:28.540
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-275

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.537
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.543
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.544
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.550
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.551
!MESSAGE XSCT Command: [version -server], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.552
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.553
!MESSAGE XSCT Command: [version], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.553
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.554
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.558
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.559
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.571
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.573
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.577
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.578
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.590
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.591
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.595
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.596
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.609
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.610
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.614
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.615
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.628
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.630
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.634
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.635
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.647
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.648
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level == 0}], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.660
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level == 0}], Result: [null, ]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.661
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.662
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.678
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.683
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AE6122]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.683
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.695
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==1}], Result: [null,      2  xcku5p (idcode 04a62093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.696
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.721
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:29.722
!MESSAGE XSCT Command: [fpga -file D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/_ide/bitstream/mainBD_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.487
!MESSAGE XSCT command with result: [fpga -file D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/_ide/bitstream/mainBD_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.504
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.517
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.517
!MESSAGE XSCT Command: [loadhw -hw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa -regs], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.521
!MESSAGE XSCT command with result: [loadhw -hw D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/export/mainBD_wrapper/hw/mainBD_wrapper.xsa -regs], Result: [null, mainBD_wrapper_1]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.522
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.523
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.524
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.534
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.535
!MESSAGE XSCT Command: [rst -system], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.545
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:38.546
!MESSAGE XSCT Command: [after 3000], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:41.560
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:41.562
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:41.584
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:41.585
!MESSAGE XSCT Command: [dow D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/Debug/Test_Microblaze_App.elf], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:41.639
!MESSAGE XSCT command with result: [dow D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/Test_Microblaze_App/Debug/Test_Microblaze_App.elf], Result: [null, ]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:41.694
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:41.709
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:41.710
!MESSAGE XSCT Command: [con], Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-24 17:50:41.718
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-15: Launching Debugger_Test_Microblaze_App-Default

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-24 17:50:41.719
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '3'
