{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "560d5830",
   "metadata": {},
   "source": [
    "Kjør kun for å oppdatere til ny versjon av HLS4ML direkte fra GitHub-repo"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "ab7c1ac5",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[1;32m2\u001b[0m\u001b[1;32m channel Terms of Service accepted\u001b[0m\n",
      "Channels:\n",
      " - conda-forge\n",
      " - defaults\n",
      "Platform: linux-64\n",
      "Collecting package metadata (repodata.json): | ^C\n",
      "failed\n",
      "\n",
      "CondaError: KeyboardInterrupt\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!conda env update -f environment.yml"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "80762e64",
   "metadata": {},
   "source": [
    "# Example of creating a model and importing into a Vivado-project\n",
    "Based on [hls4ml-tutorial part 3](https://github.com/fastmachinelearning/hls4ml-tutorial/blob/main/part3_compression.ipynb)\n",
    "\n",
    "To store multiple revisions, the following parameters are used throughout. Make sure to update them if you want to keep multiple revisions."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "78e07cc0",
   "metadata": {},
   "outputs": [],
   "source": [
    "model_to_test = 'testmodel'\n",
    "model_revision = 1\n",
    "hls4ml_revision = 1\n",
    "!mkdir -p {model_to_test}/{model_revision}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "23bbc3f1",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2026-02-20 14:47:17.135969: I tensorflow/core/util/port.cc:111] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2026-02-20 14:47:17.319826: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: SSE4.1 SSE4.2 AVX AVX2 AVX512F AVX512_VNNI FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    }
   ],
   "source": [
    "from tensorflow.keras.utils import to_categorical\n",
    "from sklearn.datasets import fetch_openml\n",
    "from sklearn.model_selection import train_test_split\n",
    "from sklearn.preprocessing import LabelEncoder, StandardScaler\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "%matplotlib inline\n",
    "seed = 0\n",
    "np.random.seed(seed)\n",
    "import tensorflow as tf\n",
    "\n",
    "tf.random.set_seed(seed)\n",
    "import os\n",
    "\n",
    "os.environ['PATH'] = os.environ['XILINX_VITIS'] + '/bin:' + os.environ['PATH']"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "80c67797",
   "metadata": {},
   "source": [
    "Laste datasett og lagre data. Hvis du har gjort det en gang, laster det som er lagret på disk"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "6513c388",
   "metadata": {},
   "outputs": [],
   "source": [
    "if not os.path.exists(f\"{model_to_test}/X_train_val.npy\"):\n",
    "    data = fetch_openml('hls4ml_lhc_jets_hlf')\n",
    "    X, y = data['data'], data['target']\n",
    "\n",
    "    le = LabelEncoder()\n",
    "    y = le.fit_transform(y)\n",
    "    y = to_categorical(y, 5)\n",
    "    X_train_val, X_test, y_train_val, y_test = train_test_split(X, y, test_size=0.2, random_state=42)\n",
    "\n",
    "    scaler = StandardScaler()\n",
    "    X_train_val = scaler.fit_transform(X_train_val)\n",
    "    X_test = scaler.transform(X_test)\n",
    "\n",
    "    np.save(f'{model_to_test}/X_train_val.npy', X_train_val)\n",
    "    np.save(f'{model_to_test}/X_test.npy', X_test)\n",
    "    np.save(f'{model_to_test}/y_train_val.npy', y_train_val)\n",
    "    np.save(f'{model_to_test}/y_test.npy', y_test)\n",
    "    np.save(f'{model_to_test}/classes.npy', le.classes_)\n",
    "else:\n",
    "    X_train_val = np.load(f'{model_to_test}/X_train_val.npy')\n",
    "    X_test = np.load(f'{model_to_test}/X_test.npy')\n",
    "    y_train_val = np.load(f'{model_to_test}/y_train_val.npy')\n",
    "    y_test = np.load(f'{model_to_test}/y_test.npy')\n",
    "    classes = np.load(f'{model_to_test}/classes.npy', allow_pickle=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b910c4bd",
   "metadata": {},
   "source": [
    "Konstruere og trene modell"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "62e3f6b9",
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow.keras.models import Sequential\n",
    "from tensorflow.keras.layers import Dense, Activation, BatchNormalization\n",
    "from tensorflow.keras.optimizers import Adam\n",
    "from tensorflow.keras.regularizers import l1\n",
    "from callbacks import all_callbacks\n",
    "\n",
    "model = Sequential()\n",
    "model.add(Dense(64, input_shape=(16,), name='fc1', kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001)))\n",
    "model.add(Activation(activation='relu', name='relu1'))\n",
    "model.add(Dense(32, name='fc2', kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001)))\n",
    "model.add(Activation(activation='relu', name='relu2'))\n",
    "model.add(Dense(32, name='fc3', kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001)))\n",
    "model.add(Activation(activation='relu', name='relu3'))\n",
    "model.add(Dense(5, name='output', kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001)))\n",
    "model.add(Activation(activation='softmax', name='softmax'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "0d439e80",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:No training configuration found in the save file, so the model was *not* compiled. Compile it manually.\n"
     ]
    }
   ],
   "source": [
    "from tensorflow_model_optimization.python.core.sparsity.keras import prune, pruning_callbacks, pruning_schedule\n",
    "from tensorflow_model_optimization.sparsity.keras import strip_pruning\n",
    "\n",
    "pruning_params = {\"pruning_schedule\": pruning_schedule.ConstantSparsity(0.75, begin_step=2000, frequency=100)}\n",
    "model = prune.prune_low_magnitude(model, **pruning_params)\n",
    "\n",
    "train = False\n",
    "if train:\n",
    "    adam = Adam(lr=0.0001)\n",
    "    model.compile(optimizer=adam, loss=['categorical_crossentropy'], metrics=['accuracy'])\n",
    "    callbacks = all_callbacks(\n",
    "        stop_patience=1000,\n",
    "        lr_factor=0.5,\n",
    "        lr_patience=10,\n",
    "        lr_epsilon=0.000001,\n",
    "        lr_cooldown=2,\n",
    "        lr_minimum=0.0000001,\n",
    "        outputDir=f'{model_to_test}/{model_revision}',\n",
    "    )\n",
    "    callbacks.callbacks.append(pruning_callbacks.UpdatePruningStep())\n",
    "    model.fit(\n",
    "        X_train_val,\n",
    "        y_train_val,\n",
    "        batch_size=1024,\n",
    "        epochs=10,\n",
    "        validation_split=0.25,\n",
    "        shuffle=True,\n",
    "        callbacks=callbacks.callbacks,\n",
    "    )\n",
    "    # Save the model again but with the pruning 'stripped' to use the regular layer types\n",
    "    model = strip_pruning(model)\n",
    "    model.save(f'{model_to_test}/{model_revision}/KERAS_model.h5')\n",
    "else:\n",
    "    from tensorflow.keras.models import load_model\n",
    "\n",
    "    model = load_model(f'{model_to_test}/{model_revision}/KERAS_model.h5')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "53a98806",
   "metadata": {},
   "source": [
    "Convert and synthesize with HLS4ML and the Vitis-backend.\n",
    "Uses KV260 (xck26-sfvc784-2LV-c)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "b0e657c0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'Model': {'Precision': {'default': 'fixed<16,6>'}, 'ReuseFactor': 1, 'Strategy': 'Latency', 'BramFactor': 1000000000, 'TraceOutput': False}}\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "\n",
    "hls_config = hls4ml.utils.config_from_keras_model(model, granularity='model', backend='Vitis')\n",
    "print(hls_config)\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    model, \n",
    "    hls_config=hls_config, \n",
    "    backend='Vitis', \n",
    "    project_name=f'{model_to_test}_{model_revision}_hls4ml_prj_{hls4ml_revision}',\n",
    "    output_dir=f'{model_to_test}/{model_revision}/hls4ml_prj_{hls4ml_revision}', \n",
    "    part='xck26-sfvc784-2LV-c',\n",
    "    io_type='io_stream'\n",
    ")\n",
    "hls_model.compile()\n",
    "hls4ml.utils.plot_model(hls_model, show_shapes=True, show_precision=True, to_file=f'{model_to_test}/{model_revision}/hls4ml_prj_{hls4ml_revision}/model-plot.png')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e4e2da9c",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "id": "3791e068",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** vitis-run v2025.2 (64-bit)\n",
      "  **** SW Build 6295257 on 2025-11-13-01:29:13\n",
      "  **** Start of session at: Thu Feb 19 11:49:30 2026\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "  **** HLS Build v2025.2 6295257\n",
      "Sourcing Tcl script '/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/build_prj.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project testmodel_1_hls4ml_prj_1_prj \n",
      "WARNING: [HLS 200-2182] The 'testmodel_1_hls4ml_prj_1_prj' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.\n",
      "Resolution: For help on HLS 200-2182 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-2182.html\n",
      "INFO: [HLS 200-10] Opening solution '/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj'.\n",
      "INFO: [HLS 200-1510] Running: set_top testmodel_1_hls4ml_prj_1 \n",
      "INFO: [HLS 200-1510] Running: add_files firmware/testmodel_1_hls4ml_prj_1.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding design file 'firmware/testmodel_1_hls4ml_prj_1.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb testmodel_1_hls4ml_prj_1_test.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding test bench file 'testmodel_1_hls4ml_prj_1_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb firmware/weights \n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb tb_data \n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-1510] Running: open_solution solution1 \n",
      "INFO: [HLS 200-10] Opening solution '/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.\n",
      "INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'\n",
      "INFO: [HLS 200-1505] Using flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\n",
      "INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0\n",
      "INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 \n",
      "ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.\n",
      "ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.\n",
      "\u001b[1msyn.array_partition.complete_threshold\u001b[0m=\u001b[1msyn.array_partition.throughput_driven\u001b[0m=\n",
      "INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false \n",
      "INFO: [HLS 200-1510] Running: create_clock -period 5 -name default \n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default \n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.63 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.76 seconds; current allocated memory: 532.668 MB.\n",
      "INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/testmodel_1_hls4ml_prj_1.cpp' ... \n",
      "WARNING: [HLS 207-7036] unexpected pragma argument 'softmax', expects function/operation (firmware/nnet_utils/nnet_activation.h:402:36)\n",
      "WARNING: [HLS 207-6996] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:13)\n",
      "WARNING: [HLS 207-6996] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:13)\n",
      "WARNING: [HLS 207-6996] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:13)\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/testmodel_1_hls4ml_prj_1.cpp:57:68)\n",
      "Resolution: For help on HLS 214-113 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/testmodel_1_hls4ml_prj_1.cpp:57:72)\n",
      "Resolution: For help on HLS 214-113 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/testmodel_1_hls4ml_prj_1.cpp:61:70)\n",
      "Resolution: For help on HLS 214-113 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/testmodel_1_hls4ml_prj_1.cpp:61:74)\n",
      "Resolution: For help on HLS 214-113 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/testmodel_1_hls4ml_prj_1.cpp:65:70)\n",
      "Resolution: For help on HLS 214-113 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/testmodel_1_hls4ml_prj_1.cpp:65:74)\n",
      "Resolution: For help on HLS 214-113 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/testmodel_1_hls4ml_prj_1.cpp:69:75)\n",
      "Resolution: For help on HLS 214-113 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/testmodel_1_hls4ml_prj_1.cpp:69:80)\n",
      "Resolution: For help on HLS 214-113 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/testmodel_1_hls4ml_prj_1.cpp\n",
      "Resolution: For help on HLS 200-471 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html\n",
      "WARNING: [HLS 207-6591] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)\n",
      "WARNING: [HLS 207-6591] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)\n",
      "WARNING: [HLS 207-6591] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)\n",
      "WARNING: [HLS 207-6591] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)\n",
      "WARNING: [HLS 207-6591] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)\n",
      "WARNING: [HLS 207-6591] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)\n",
      "WARNING: [HLS 207-6591] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)\n",
      "WARNING: [HLS 207-6591] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)\n",
      "WARNING: [HLS 207-6591] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)\n",
      "WARNING: [HLS 207-6591] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)\n",
      "WARNING: [HLS 207-6591] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)\n",
      "WARNING: [HLS 207-6591] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)\n",
      "WARNING: [HLS 207-6591] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)\n",
      "WARNING: [HLS 207-6591] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)\n",
      "WARNING: [HLS 207-6591] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)\n",
      "WARNING: [HLS 207-6591] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)\n",
      "WARNING: [HLS 207-6591] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)\n",
      "WARNING: [HLS 207-6591] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)\n",
      "WARNING: [HLS 207-6591] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)\n",
      "WARNING: [HLS 207-6591] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)\n",
      "WARNING: [HLS 207-6591] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)\n",
      "WARNING: [HLS 207-6591] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)\n",
      "WARNING: [HLS 207-6591] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.94 seconds. CPU system time: 0.9 seconds. Elapsed time: 12.87 seconds; current allocated memory: 537.766 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 200-1995] There were 7,994 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "WARNING: [HLS 200-1995] There were 240,554 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 72,332 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 70,925 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 68,587 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 21,909 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 6,547 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 6,561 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 9,947 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 9,907 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 9,508 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 9,316 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 9,122 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 9,122 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 8,359 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 200-1995] There were 8,568 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/report/csynth_design_size.rpt:2)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:85:1)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:85:1)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:85:1)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:85:1)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)', Pragma conflict happens on 'INLINE' and 'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)', Pragma conflict happens on 'INLINE' and 'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)', Pragma conflict happens on 'INLINE' and 'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)', Pragma conflict happens on 'INLINE' and 'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*) (.4)', pragma conflict between INLINE (<UNKNOWN LOCATION>) and PIPELINE (firmware/nnet_utils/nnet_dense_stream.h:16:1) because 'PIPELINE + INLINE' is allowed only when inlining a pipeline region into an outer pipeline region (firmware/nnet_utils/nnet_dense_stream.h:15:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*) (.11)', pragma conflict between INLINE (<UNKNOWN LOCATION>) and PIPELINE (firmware/nnet_utils/nnet_dense_stream.h:16:1) because 'PIPELINE + INLINE' is allowed only when inlining a pipeline region into an outer pipeline region (firmware/nnet_utils/nnet_dense_stream.h:15:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*) (.14)', pragma conflict between INLINE (<UNKNOWN LOCATION>) and PIPELINE (firmware/nnet_utils/nnet_dense_stream.h:16:1) because 'PIPELINE + INLINE' is allowed only when inlining a pipeline region into an outer pipeline region (firmware/nnet_utils/nnet_dense_stream.h:15:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*) (.21)', pragma conflict between INLINE (<UNKNOWN LOCATION>) and PIPELINE (firmware/nnet_utils/nnet_dense_stream.h:16:1) because 'PIPELINE + INLINE' is allowed only when inlining a pipeline region into an outer pipeline region (firmware/nnet_utils/nnet_dense_stream.h:15:0)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long) (.23)' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*) (.22)' (firmware/nnet_utils/nnet_dense_stream.h:47:28)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) (.16)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&) (.19)' (firmware/nnet_utils/nnet_dense_stream.h:75:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*) (.22)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:5)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&) (.19)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*) (.21)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:95:9)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) (.16)' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*) (.15)' (firmware/nnet_utils/nnet_dense_stream.h:47:28)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) (.6)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&) (.13)' (firmware/nnet_utils/nnet_dense_stream.h:75:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*) (.15)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:5)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&) (.13)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*) (.14)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:95:9)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) (.6)' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*) (.12)' (firmware/nnet_utils/nnet_dense_stream.h:47:28)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) (.6)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&) (.9)' (firmware/nnet_utils/nnet_dense_stream.h:75:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*) (.12)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:5)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&) (.9)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*) (.11)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:95:9)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) (.6)' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*) (.5)' (firmware/nnet_utils/nnet_dense_stream.h:47:28)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long) (.3)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&) (.1)' (firmware/nnet_utils/nnet_dense_stream.h:75:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*) (.5)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:5)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&) (.1)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*) (.4)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:95:9)\n",
      "INFO: [HLS 214-291] Loop 'SoftmaxArrayPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:200:9)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:211:27)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:220:27)\n",
      "INFO: [HLS 214-291] Loop 'SoftmaxInvPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:238:9)\n",
      "INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)\n",
      "INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)\n",
      "INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)\n",
      "INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)\n",
      "INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)\n",
      "INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)\n",
      "INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)\n",
      "INFO: [HLS 214-186] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:200:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' completely with a factor of 5 (firmware/nnet_utils/nnet_activation_stream.h:169:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_1' (firmware/nnet_utils/nnet_activation_stream.h:211:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' completely with a factor of 5 (firmware/nnet_utils/nnet_activation_stream.h:169:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_2' (firmware/nnet_utils/nnet_activation_stream.h:220:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' completely with a factor of 5 (firmware/nnet_utils/nnet_activation_stream.h:169:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:238:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' completely with a factor of 5 (firmware/nnet_utils/nnet_activation_stream.h:169:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(config5::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(config8::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(config11::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.105)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.73.82)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.73.82)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.73.82)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:169:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:169:0)\n",
      "INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_ufixed<15, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024u>(ap_ufixed<15, 5, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:169:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:169:0)\n",
      "INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1024u>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:169:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b5': Complete partitioning on dimension 1. (firmware/weights/b5.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:33)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:32)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer11_out' with compact=bit mode in 80-bits (firmware/testmodel_1_hls4ml_prj_1.cpp:54:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer10_out' with compact=bit mode in 512-bits (firmware/testmodel_1_hls4ml_prj_1.cpp:51:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 512-bits (firmware/testmodel_1_hls4ml_prj_1.cpp:48:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer7_out' with compact=bit mode in 512-bits (firmware/testmodel_1_hls4ml_prj_1.cpp:45:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 512-bits (firmware/testmodel_1_hls4ml_prj_1.cpp:42:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 1024-bits (firmware/testmodel_1_hls4ml_prj_1.cpp:39:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 1024-bits (firmware/testmodel_1_hls4ml_prj_1.cpp:36:27)\n",
      "INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(config2::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 115.1 seconds. CPU system time: 2.73 seconds. Elapsed time: 168.03 seconds; current allocated memory: 557.828 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 557.828 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 565.602 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 571.160 MB.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'testmodel_1_hls4ml_prj_1' (firmware/testmodel_1_hls4ml_prj_1.cpp:8), detected/extracted 8 process function(s): \n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>'.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...253 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...510 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...235 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...40 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.81 seconds; current allocated memory: 600.309 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 735.641 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'testmodel_1_hls4ml_prj_1' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,64u>,config2>' to 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config4>' to 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>' to 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config7>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config8>' to 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config10>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,5u>,config11>' to 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,softmax_config13>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,softmax_config13>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 745.750 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 759.246 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 759.246 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.246 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 759.246 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 759.246 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.75 seconds; current allocated memory: 772.102 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'testmodel_1_hls4ml_prj_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer2_out (from dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0 to relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer4_out (from relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0 to dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer5_out (from dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0 to relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer7_out (from relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0 to dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer8_out (from dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0 to relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer10_out (from relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_U0 to dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer11_out (from dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0 to softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' pipeline type 'function pipeline'\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' is 5031 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 50 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 68 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_1_1': 29 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 28 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 22 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 16 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 861.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>' pipeline type 'function pipeline'\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s' is 14101 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 113 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 58 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_1_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 15 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 16 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 12 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 36 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 24 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 78 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 51 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.06 seconds; current allocated memory: 885.059 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.26 seconds; current allocated memory: 950.148 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 950.148 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>' pipeline type 'function pipeline'\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' is 7167 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 45 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 39 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_1_1': 24 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 25 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_1_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 12 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 37 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 14 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 950.148 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.77 seconds; current allocated memory: 973.949 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 974.160 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' pipeline type 'function pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_1_1': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 17 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 978.641 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 983.727 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_table_ROM_AUTO_1R' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_invert_table_ROM_AUTO_1R' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_invert_tcud' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_18s_11ns_26_1_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s'.\n",
      "INFO: [HLS 200-2168] Implementing memory 'testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb' using auto ROMs with 5 copies to ensure enough ports to satisfy II or latency constraints.\n",
      "INFO: [RTMG 210-279] Implementing memory 'testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_invert_tcud' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 985.531 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 987.969 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'testmodel_1_hls4ml_prj_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'testmodel_1_hls4ml_prj_1/fc1_input' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'testmodel_1_hls4ml_prj_1/layer13_out' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'testmodel_1_hls4ml_prj_1' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_U0' to 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'testmodel_1_hls4ml_prj_1'.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(testmodel_1_hls4ml_prj_1_fifo_w512_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_U(testmodel_1_hls4ml_prj_1_fifo_w512_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_U(testmodel_1_hls4ml_prj_1_fifo_w512_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_U(testmodel_1_hls4ml_prj_1_fifo_w512_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(testmodel_1_hls4ml_prj_1_fifo_w80_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0_U(testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_U(testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0_U(testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_U(testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe_U(testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_U(testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_U(testmodel_1_hls4ml_prj_1_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 988.578 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.84 seconds; current allocated memory: 990.277 MB.\n",
      "INFO: [HLS 200-2225] Wrote inferred directives to file /home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/inferred_directives.ini\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1006.512 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for testmodel_1_hls4ml_prj_1.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for testmodel_1_hls4ml_prj_1.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 302.02 MHz\n",
      "INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:03:25; Allocated memory: 473.844 MB.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h3m25s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [HLS 200-1510] Running: export_design -format ip_catalog -version 1.0.0 \n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2025.2 (64-bit)\n",
      "  **** SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025\n",
      "  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025\n",
      "  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025\n",
      "  **** Start of session at: Thu Feb 19 11:53:05 2026\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/solution1_data.json outdir=/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/impl/ip srcdir=/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1 ippack_options_dict= ippack_options_dict=\n",
      "INFO: Copied 1 ipmisc file(s) to /home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/impl/ip/misc\n",
      "INFO: Copied 51 verilog file(s) to /home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/impl/ip/hdl/verilog\n",
      "INFO: Copied 44 vhdl file(s) to /home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/impl/ip/hdl/vhdl\n",
      "INFO: Import ports from HDL: /home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/impl/ip/hdl/vhdl/testmodel_1_hls4ml_prj_1.vhd (testmodel_1_hls4ml_prj_1)\n",
      "INFO: Add axi4stream interface fc1_input\n",
      "INFO: Add axi4stream interface layer13_out\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/lib/AMD/2025.2/data/ip'.\n",
      "INFO: Add clock interface ap_clk\n",
      "INFO: Add reset interface ap_rst_n\n",
      "INFO: Add ap_ctrl interface ap_ctrl\n",
      "INFO: Calling post_process_vitis to specialize IP\n",
      "INFO: Calling post_process_sysgen to specialize IP\n",
      "Generating sysgen info xml from json file\n",
      "INFO: Created IP /home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/impl/ip/component.xml\n",
      "INFO: Created IP archive /home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/impl/ip/xilinx_com_hls_testmodel_1_hls4ml_prj_1_1_0.zip\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Feb 19 11:53:14 2026...\n",
      "INFO: [HLS 200-802] Generated output file testmodel_1_hls4ml_prj_1_prj/solution1/impl/export.zip\n",
      "INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:13; Allocated memory: 6.867 MB.\n",
      "***** EXPORT IP COMPLETED IN 0h0m13s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2025.2 (64-bit)\n",
      "  **** SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025\n",
      "  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025\n",
      "  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025\n",
      "  **** Start of session at: Thu Feb 19 11:53:16 2026\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"testmodel_1_hls4ml_prj_1\"\n",
      "## variable backend\n",
      "## set backend \"vitis\"\n",
      "## variable part\n",
      "## set part \"xck26-sfvc784-2LV-c\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 27%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "## variable maximum_size\n",
      "## set maximum_size 4096\n",
      "# add_files ${project_name}_prj/solution1/syn/verilog\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top testmodel_1_hls4ml_prj_1 -part xck26-sfvc784-2LV-c\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xck26'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'\n",
      "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.\n",
      "INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\n",
      "INFO: [Synth 8-7075] Helper process launched with PID 121730\n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2092.602 ; gain = 458.016 ; free physical = 451 ; free virtual = 21587\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 9 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 25 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 9 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 25 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 24 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 24 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 12 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 22 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 12 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_5ns_21_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_5ns_21_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 21 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_5ns_21_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_5ns_21_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_regslice_both' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_regslice_both.v:8]\n",
      "\tParameter DataWidth bound to: 256 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_regslice_both' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_regslice_both.v:8]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 22 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_5s_21_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_5s_21_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 21 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_16s_5s_21_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_16s_5s_21_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb.v:7]\n",
      "\tParameter DataWidth bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-3876] $readmem data file './testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb.dat' is read successfully [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb.v:52]\n",
      "INFO: [Synth 8-3876] $readmem data file './testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb.dat' is read successfully [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb.v:53]\n",
      "INFO: [Synth 8-3876] $readmem data file './testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb.dat' is read successfully [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb.v:54]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb.v:7]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_invert_tcud' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_invert_tcud.v:7]\n",
      "\tParameter DataWidth bound to: 18 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-3876] $readmem data file './testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_invert_tcud.dat' is read successfully [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_invert_tcud.v:28]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_invert_tcud' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_invert_tcud.v:7]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_mul_18s_11ns_26_1_1' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_18s_11ns_26_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_mul_18s_11ns_26_1_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_mul_18s_11ns_26_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_regslice_both__parameterized0' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_regslice_both.v:8]\n",
      "\tParameter DataWidth bound to: 80 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_regslice_both__parameterized0' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_regslice_both.v:8]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S_ShiftReg' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S.v:128]\n",
      "\tParameter DATA_WIDTH bound to: 1024 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S_ShiftReg' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S.v:128]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w512_d1_S' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w512_d1_S.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_ShiftReg' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w512_d1_S.v:128]\n",
      "\tParameter DATA_WIDTH bound to: 512 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_ShiftReg' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w512_d1_S.v:128]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w512_d1_S' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w512_d1_S.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w80_d1_S' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w80_d1_S.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w80_d1_S_ShiftReg' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w80_d1_S.v:128]\n",
      "\tParameter DATA_WIDTH bound to: 80 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w80_d1_S_ShiftReg' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w80_d1_S.v:128]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_fifo_w80_d1_S' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_fifo_w80_d1_S.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0_ShiftReg' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0.v:124]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0_ShiftReg' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0.v:124]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ShiftReg' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0.v:124]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ShiftReg' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0.v:124]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0_ShiftReg' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0.v:124]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0_ShiftReg' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0.v:124]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ShiftReg' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0.v:124]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_ShiftReg' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0.v:124]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe_ShiftReg' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe.v:124]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe_ShiftReg' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe.v:124]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ShiftReg' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0.v:124]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_ShiftReg' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0.v:124]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0.v:10]\n",
      "INFO: [Synth 8-6157] synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ShiftReg' [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0.v:124]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_ShiftReg' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0.v:124]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0.v:10]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'testmodel_1_hls4ml_prj_1' (0#1) [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1.v:9]\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-7129] Port addr[0] in module testmodel_1_hls4ml_prj_1_fifo_w80_d1_S_ShiftReg is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port addr[0] in module testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_ShiftReg is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port addr[0] in module testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S_ShiftReg is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port reset in module testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_invert_tcud is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port reset in module testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer11_out_num_data_valid[1] in module testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer11_out_num_data_valid[0] in module testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer11_out_fifo_cap[1] in module testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer11_out_fifo_cap[0] in module testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer11_out_num_data_valid[1] in module testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer11_out_num_data_valid[0] in module testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer11_out_fifo_cap[1] in module testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer11_out_fifo_cap[0] in module testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[511] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[510] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[509] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[508] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[507] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[506] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[505] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[504] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[503] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[502] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[501] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[500] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[499] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[498] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[497] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[496] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[479] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[478] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[477] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[476] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[475] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[474] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[473] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[472] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[471] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[470] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[469] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[468] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[467] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[466] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[465] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[464] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[415] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[414] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[413] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[412] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[411] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[410] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[409] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[408] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[407] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[406] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[405] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[404] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[403] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[402] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[401] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[400] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[367] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[366] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[365] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[364] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[363] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[362] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[361] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[360] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[359] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[358] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[357] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[356] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[355] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[354] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[353] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[352] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[351] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[350] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[349] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[348] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[347] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[346] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[345] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[344] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[343] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[342] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[341] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[340] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[339] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[338] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[337] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[336] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[335] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[334] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[333] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[332] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[331] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[330] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Synth 8-7129] Port layer10_out_dout[329] in module testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s is either unconnected or has no load\n",
      "INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2268.539 ; gain = 633.953 ; free physical = 530 ; free virtual = 21558\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2268.539 ; gain = 633.953 ; free physical = 474 ; free virtual = 21520\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xck26-sfvc784-2LV-c\n",
      "INFO: [Synth 8-6742] Reading net delay rules and data\n",
      "INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2268.539 ; gain = 633.953 ; free physical = 473 ; free virtual = 21520\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'testmodel_1_hls4ml_prj_1_regslice_both'\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'testmodel_1_hls4ml_prj_1_regslice_both__parameterized0'\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "---------------------------------------------------------------------------------------------------\n",
      "                   State |                     New Encoding |                Previous Encoding \n",
      "---------------------------------------------------------------------------------------------------\n",
      "                  iSTATE |                               00 |                               00\n",
      "*\n",
      "                    ZERO |                               01 |                               10\n",
      "                     ONE |                               11 |                               11\n",
      "                     TWO |                               10 |                               01\n",
      "---------------------------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'testmodel_1_hls4ml_prj_1_regslice_both'\n",
      "---------------------------------------------------------------------------------------------------\n",
      "                   State |                     New Encoding |                Previous Encoding \n",
      "---------------------------------------------------------------------------------------------------\n",
      "                  iSTATE |                               00 |                               00\n",
      "*\n",
      "                    ZERO |                               01 |                               10\n",
      "                     ONE |                               11 |                               11\n",
      "                     TWO |                               10 |                               01\n",
      "---------------------------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'testmodel_1_hls4ml_prj_1_regslice_both__parameterized0'\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2862.914 ; gain = 1228.328 ; free physical = 702 ; free virtual = 20748\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input   26 Bit       Adders := 14    \n",
      "\t   3 Input   26 Bit       Adders := 10    \n",
      "\t   3 Input   25 Bit       Adders := 17    \n",
      "\t   2 Input   25 Bit       Adders := 8     \n",
      "\t   2 Input   24 Bit       Adders := 5     \n",
      "\t   3 Input   24 Bit       Adders := 12    \n",
      "\t   3 Input   23 Bit       Adders := 8     \n",
      "\t   2 Input   23 Bit       Adders := 2     \n",
      "\t   3 Input   22 Bit       Adders := 7     \n",
      "\t   2 Input   22 Bit       Adders := 1     \n",
      "\t   3 Input   21 Bit       Adders := 7     \n",
      "\t   2 Input   21 Bit       Adders := 1     \n",
      "\t   2 Input   20 Bit       Adders := 4     \n",
      "\t   3 Input   20 Bit       Adders := 7     \n",
      "\t   3 Input   19 Bit       Adders := 1     \n",
      "\t  10 Input   16 Bit       Adders := 6     \n",
      "\t   3 Input   16 Bit       Adders := 139   \n",
      "\t   2 Input   16 Bit       Adders := 139   \n",
      "\t  18 Input   16 Bit       Adders := 1     \n",
      "\t  11 Input   16 Bit       Adders := 4     \n",
      "\t   9 Input   16 Bit       Adders := 10    \n",
      "\t   8 Input   16 Bit       Adders := 4     \n",
      "\t   6 Input   16 Bit       Adders := 19    \n",
      "\t   7 Input   16 Bit       Adders := 2     \n",
      "\t  12 Input   16 Bit       Adders := 2     \n",
      "\t   5 Input   16 Bit       Adders := 21    \n",
      "\t   4 Input   16 Bit       Adders := 15    \n",
      "\t   2 Input   15 Bit       Adders := 59    \n",
      "\t   3 Input   15 Bit       Adders := 10    \n",
      "\t   2 Input   14 Bit       Adders := 31    \n",
      "\t   3 Input   14 Bit       Adders := 6     \n",
      "\t   2 Input   13 Bit       Adders := 15    \n",
      "\t   3 Input   13 Bit       Adders := 1     \n",
      "\t   2 Input   12 Bit       Adders := 14    \n",
      "\t   3 Input   12 Bit       Adders := 1     \n",
      "\t   2 Input   11 Bit       Adders := 8     \n",
      "\t   2 Input   10 Bit       Adders := 5     \n",
      "\t   2 Input    9 Bit       Adders := 8     \n",
      "\t   2 Input    8 Bit       Adders := 4     \n",
      "\t   2 Input    7 Bit       Adders := 1     \n",
      "\t   2 Input    2 Bit       Adders := 14    \n",
      "\t   2 Input    1 Bit       Adders := 14    \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 5     \n",
      "+---Registers : \n",
      "\t             1024 Bit    Registers := 2     \n",
      "\t              512 Bit    Registers := 4     \n",
      "\t              256 Bit    Registers := 2     \n",
      "\t               80 Bit    Registers := 4     \n",
      "\t               26 Bit    Registers := 9     \n",
      "\t               18 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 646   \n",
      "\t               15 Bit    Registers := 240   \n",
      "\t               14 Bit    Registers := 58    \n",
      "\t               13 Bit    Registers := 23    \n",
      "\t               12 Bit    Registers := 13    \n",
      "\t               11 Bit    Registers := 14    \n",
      "\t               10 Bit    Registers := 5     \n",
      "\t                9 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 1     \n",
      "\t                4 Bit    Registers := 3     \n",
      "\t                3 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 19    \n",
      "\t                1 Bit    Registers := 82    \n",
      "+---ROMs : \n",
      "\t                    ROMs := 6     \n",
      "+---Muxes : \n",
      "\t   2 Input  256 Bit        Muxes := 1     \n",
      "\t   2 Input   80 Bit        Muxes := 3     \n",
      "\t   2 Input   16 Bit        Muxes := 3     \n",
      "\t   2 Input   15 Bit        Muxes := 129   \n",
      "\t   2 Input    8 Bit        Muxes := 1     \n",
      "\t   5 Input    4 Bit        Muxes := 3     \n",
      "\t   2 Input    4 Bit        Muxes := 3     \n",
      "\t   5 Input    3 Bit        Muxes := 1     \n",
      "\t   2 Input    3 Bit        Muxes := 2     \n",
      "\t   4 Input    3 Bit        Muxes := 1     \n",
      "\t   2 Input    2 Bit        Muxes := 57    \n",
      "\t   4 Input    2 Bit        Muxes := 11    \n",
      "\t   2 Input    1 Bit        Muxes := 96    \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 1248 (col length:96)\n",
      "BRAMs: 288 (col length: RAMB18 96 RAMB36 48)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-3936] Found unconnected internal register 'sext_ln70_280_reg_203659_reg' and it is trimmed from '26' to '16' bits. [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:4732]\n",
      "INFO: [Synth 8-3936] Found unconnected internal register 'sext_ln70_285_reg_203741_reg' and it is trimmed from '26' to '16' bits. [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:4734]\n",
      "INFO: [Synth 8-3936] Found unconnected internal register 'sext_ln70_305_reg_203895_reg' and it is trimmed from '26' to '16' bits. [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:4735]\n",
      "INFO: [Synth 8-3936] Found unconnected internal register 'sext_ln70_314_reg_203992_reg' and it is trimmed from '26' to '16' bits. [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:4738]\n",
      "INFO: [Synth 8-3936] Found unconnected internal register 'sext_ln70_309_reg_203940_reg' and it is trimmed from '26' to '16' bits. [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:4736]\n",
      "INFO: [Synth 8-3936] Found unconnected internal register 'sext_ln70_317_reg_204062_reg' and it is trimmed from '26' to '16' bits. [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:4739]\n",
      "INFO: [Synth 8-3936] Found unconnected internal register 'sext_ln70_282_reg_203670_reg' and it is trimmed from '26' to '16' bits. [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:4733]\n",
      "INFO: [Synth 8-3936] Found unconnected internal register 'sext_ln42_251_reg_203714_reg' and it is trimmed from '26' to '16' bits. [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:4731]\n",
      "INFO: [Synth 8-3936] Found unconnected internal register 'sext_ln70_312_reg_203956_reg' and it is trimmed from '26' to '16' bits. [/home/kristoffer/Nextcloud/02_Programmering/Bacheloroppgave/git-repo_ML-FPGA_Bacheloroppgave/hls4ml-dev-testenv/testmodel/1/hls4ml_prj_1/testmodel_1_hls4ml_prj_1_prj/solution1/syn/verilog/testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:4737]\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U650/tmp_product, operation Mode is: A*(B:0x3febc).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U650/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U650/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U404/tmp_product, operation Mode is: A*(B:0x152).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U404/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U404/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U366/tmp_product, operation Mode is: A*(B:0x122).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U366/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U366/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U419/tmp_product, operation Mode is: A*(B:0x196).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U419/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U419/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U402/tmp_product, operation Mode is: A*(B:0x14d).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U402/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U402/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U447/tmp_product, operation Mode is: A*(B:0x3fef9).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U447/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U447/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U324/tmp_product, operation Mode is: A*(B:0xc3).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U324/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U324/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U563/tmp_product, operation Mode is: A*(B:0x3ff14).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U563/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U563/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U333/tmp_product, operation Mode is: A*(B:0x3ffa2).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U333/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U333/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U638/tmp_product, operation Mode is: A*(B:0x6c).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U638/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U638/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U575/tmp_product, operation Mode is: A*(B:0xf4).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U575/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U575/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U385/tmp_product, operation Mode is: A*(B:0x3ff0d).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U385/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U385/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U463/tmp_product, operation Mode is: A*(B:0x3ff0f).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U463/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U463/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U632/tmp_product, operation Mode is: A*(B:0x160).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U632/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U632/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U646/tmp_product, operation Mode is: A*(B:0x172).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U646/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U646/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U341/tmp_product, operation Mode is: A*(B:0x1a3).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U341/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U341/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U571/tmp_product, operation Mode is: A*(B:0x3b).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U571/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U571/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6ns_22_1_1_U296/tmp_product, operation Mode is: A*(B:0x13).\n",
      "DSP Report: operator mul_16s_6ns_22_1_1_U296/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U296/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U670/tmp_product, operation Mode is: A*(B:0x16d).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U670/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U670/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U301/tmp_product, operation Mode is: A*(B:0x176).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U301/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U301/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U621/tmp_product, operation Mode is: A*(B:0x117).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U621/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U621/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U456/tmp_product, operation Mode is: A*(B:0x3ff30).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U456/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U456/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U295/tmp_product, operation Mode is: A*(B:0x3ff26).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U295/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U295/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U356/tmp_product, operation Mode is: A*(B:0x3ff48).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U356/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U356/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U279/tmp_product, operation Mode is: A*(B:0x159).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U279/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U279/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U576/tmp_product, operation Mode is: A*(B:0x3fedf).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U576/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U576/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U292/tmp_product, operation Mode is: A*(B:0x115).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U292/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U292/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U297/tmp_product, operation Mode is: A*(B:0x3fef5).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U297/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U297/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U515/tmp_product, operation Mode is: A*(B:0x19a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U515/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U515/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U564/tmp_product, operation Mode is: A*(B:0x1cb).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U564/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U564/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U350/tmp_product, operation Mode is: A*(B:0x3fc21).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U350/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U350/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U642/tmp_product, operation Mode is: A*(B:0x144).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U642/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U642/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U332/tmp_product, operation Mode is: A*(B:0x3fdb7).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U332/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U332/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U523/tmp_product, operation Mode is: A*(B:0x3fc9b).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U523/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U523/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U662/tmp_product, operation Mode is: A*(B:0xd0).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U662/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U662/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U443/tmp_product, operation Mode is: A*(B:0xb3).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U443/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U443/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U684/tmp_product, operation Mode is: A*(B:0xab).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U684/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U684/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U505/tmp_product, operation Mode is: A*(B:0xe3).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U505/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U505/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U331/tmp_product, operation Mode is: A*(B:0x8e).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U331/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U331/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U312/tmp_product, operation Mode is: A*(B:0x67).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U312/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U312/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U348/tmp_product, operation Mode is: A*(B:0x6f).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U348/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U348/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U323/tmp_product, operation Mode is: A*(B:0x3ff63).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U323/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U323/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U674/tmp_product, operation Mode is: A*(B:0xb5).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U674/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U674/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U617/tmp_product, operation Mode is: A*(B:0x3fecc).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U617/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U617/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6ns_22_1_1_U598/tmp_product, operation Mode is: A*(B:0x19).\n",
      "DSP Report: operator mul_16s_6ns_22_1_1_U598/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U598/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U376/tmp_product, operation Mode is: A*(B:0x76).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U376/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U376/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U400/tmp_product, operation Mode is: A*(B:0x63).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U400/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U400/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U519/tmp_product, operation Mode is: A*(B:0x109).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U519/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U519/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U388/tmp_product, operation Mode is: A*(B:0x3fef2).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U388/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U388/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U477/tmp_product, operation Mode is: A*(B:0x3fed2).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U477/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U477/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U508/tmp_product, operation Mode is: A*(B:0x195).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U508/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U508/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U562/tmp_product, operation Mode is: A*(B:0x3fd56).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U562/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U562/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U289/tmp_product, operation Mode is: A*(B:0xdd).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U289/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U289/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U501/tmp_product, operation Mode is: A*(B:0x8b).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U501/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U501/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U294/tmp_product, operation Mode is: A*(B:0x8d).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U294/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U294/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U623/tmp_product, operation Mode is: A*(B:0xe6).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U623/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U623/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U651/tmp_product, operation Mode is: A*(B:0x3ff2d).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U651/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U651/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U469/tmp_product, operation Mode is: A*(B:0xc4).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U469/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U469/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U514/tmp_product, operation Mode is: A*(B:0x3ff2b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U514/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U514/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U337/tmp_product, operation Mode is: A*(B:0xec).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U337/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U337/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U459/tmp_product, operation Mode is: A*(B:0x3feba).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U459/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U459/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U664/tmp_product, operation Mode is: A*(B:0x19b).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U664/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U664/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U470/tmp_product, operation Mode is: A*(B:0x2c).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U470/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U470/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U432/tmp_product, operation Mode is: A*(B:0x117).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U432/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U432/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U534/tmp_product, operation Mode is: A*(B:0x13e).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U534/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U534/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U299/tmp_product, operation Mode is: A*(B:0xd3).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U299/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U299/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U322/tmp_product, operation Mode is: A*(B:0x3fd90).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U322/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U322/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U449/tmp_product, operation Mode is: A*(B:0x178).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U449/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U449/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U537/tmp_product, operation Mode is: A*(B:0x13c).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U537/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U537/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U618/tmp_product, operation Mode is: A*(B:0xf3).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U618/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U618/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U307/tmp_product, operation Mode is: A*(B:0x3ff74).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U307/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U307/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U504/tmp_product, operation Mode is: A*(B:0x34).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U504/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U504/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U535/tmp_product, operation Mode is: A*(B:0x79).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U535/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U535/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U318/tmp_product, operation Mode is: A*(B:0x3ff1a).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U318/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U318/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U605/tmp_product, operation Mode is: A*(B:0xcd).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U605/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U605/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U645/tmp_product, operation Mode is: A*(B:0x3ff05).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U645/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U645/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U495/tmp_product, operation Mode is: A*(B:0x3fe26).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U495/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U495/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U589/tmp_product, operation Mode is: A*(B:0x156).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U589/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U589/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U300/tmp_product, operation Mode is: A*(B:0x159).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U300/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U300/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U612/tmp_product, operation Mode is: A*(B:0x3fe0c).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U612/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U612/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U339/tmp_product, operation Mode is: A*(B:0x1ad).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U339/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U339/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U657/tmp_product, operation Mode is: A*(B:0x3ff7b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U657/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U657/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U513/tmp_product, operation Mode is: A*(B:0x3ff3b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U513/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U513/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U351/tmp_product, operation Mode is: A*(B:0xc3).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U351/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U351/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U401/tmp_product, operation Mode is: A*(B:0x3ff42).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U401/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U401/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U582/tmp_product, operation Mode is: A*(B:0x3fe7a).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U582/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U582/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U687/tmp_product, operation Mode is: A*(B:0x3fe2d).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U687/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U687/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U580/tmp_product, operation Mode is: A*(B:0x19f).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U580/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U580/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U310/tmp_product, operation Mode is: A*(B:0x3fede).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U310/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U310/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U691/tmp_product, operation Mode is: A*(B:0x3faed).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U691/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U691/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U574/tmp_product, operation Mode is: A*(B:0x198).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U574/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U574/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U634/tmp_product, operation Mode is: A*(B:0x3fee4).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U634/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U634/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U685/tmp_product, operation Mode is: A*(B:0x3fe96).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U685/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U685/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U542/tmp_product, operation Mode is: A*(B:0x3fe9e).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U542/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U542/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U365/tmp_product, operation Mode is: A*(B:0x3ff11).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U365/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U365/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U608/tmp_product, operation Mode is: A*(B:0x9c).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U608/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U608/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U389/tmp_product, operation Mode is: A*(B:0xc1).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U389/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U389/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U384/tmp_product, operation Mode is: A*(B:0x5f).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U384/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U384/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U358/tmp_product, operation Mode is: A*(B:0x43).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U358/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U358/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U399/tmp_product, operation Mode is: A*(B:0x3ff96).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U399/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U399/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U678/tmp_product, operation Mode is: A*(B:0xc1).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U678/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U678/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U305/tmp_product, operation Mode is: A*(B:0xf9).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U305/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U305/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U403/tmp_product, operation Mode is: A*(B:0xf3).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U403/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U403/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U552/tmp_product, operation Mode is: A*(B:0x1a8).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U552/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U552/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6s_22_1_1_U667/tmp_product, operation Mode is: A*(B:0x3ffe5).\n",
      "DSP Report: operator mul_16s_6s_22_1_1_U667/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U667/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U610/tmp_product, operation Mode is: A*(B:0x3ffc7).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U610/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U610/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U606/tmp_product, operation Mode is: A*(B:0x3ffd4).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U606/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U606/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U624/tmp_product, operation Mode is: A*(B:0x3ff27).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U624/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U624/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U689/tmp_product, operation Mode is: A*(B:0x9f).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U689/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U689/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U697/tmp_product, operation Mode is: A*(B:0x4e).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U697/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U697/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6s_22_1_1_U345/tmp_product, operation Mode is: A*(B:0x3ffe5).\n",
      "DSP Report: operator mul_16s_6s_22_1_1_U345/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U345/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U309/tmp_product, operation Mode is: A*(B:0x3fede).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U309/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U309/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U340/tmp_product, operation Mode is: A*(B:0x10b).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U340/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U340/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U335/tmp_product, operation Mode is: A*(B:0x198).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U335/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U335/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U561/tmp_product, operation Mode is: A*(B:0x3fe67).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U561/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U561/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U302/tmp_product, operation Mode is: A*(B:0x3feaf).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U302/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U302/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U531/tmp_product, operation Mode is: A*(B:0x3ff3d).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U531/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U531/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U522/tmp_product, operation Mode is: A*(B:0x59).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U522/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U522/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U375/tmp_product, operation Mode is: A*(B:0x7a).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U375/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U375/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U693/tmp_product, operation Mode is: A*(B:0xdd).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U693/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U693/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U545/tmp_product, operation Mode is: A*(B:0xe1).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U545/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U545/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U541/tmp_product, operation Mode is: A*(B:0x3feab).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U541/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U541/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U317/tmp_product, operation Mode is: A*(B:0x198).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U317/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U317/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U314/tmp_product, operation Mode is: A*(B:0xc4).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U314/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U314/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U600/tmp_product, operation Mode is: A*(B:0x2b).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U600/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U600/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U474/tmp_product, operation Mode is: A*(B:0x2b).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U474/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U474/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U359/tmp_product, operation Mode is: A*(B:0x3fea7).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U359/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U359/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U336/tmp_product, operation Mode is: A*(B:0x3fe0d).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U336/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U336/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U430/tmp_product, operation Mode is: A*(B:0xeb).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U430/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U430/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U669/tmp_product, operation Mode is: A*(B:0x1e7).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U669/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U669/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U637/tmp_product, operation Mode is: A*(B:0x3ffb3).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U637/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U637/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U543/tmp_product, operation Mode is: A*(B:0xa7).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U543/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U543/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U383/tmp_product, operation Mode is: A*(B:0x3ff67).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U383/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U383/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U446/tmp_product, operation Mode is: A*(B:0x3fe90).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U446/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U446/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U334/tmp_product, operation Mode is: A*(B:0x3fe5e).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U334/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U334/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6ns_22_1_1_U530/tmp_product, operation Mode is: A*(B:0x1b).\n",
      "DSP Report: operator mul_16s_6ns_22_1_1_U530/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U530/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U280/tmp_product, operation Mode is: A*(B:0x16b).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U280/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U280/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U588/tmp_product, operation Mode is: A*(B:0x166).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U588/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U588/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U512/tmp_product, operation Mode is: A*(B:0x3ff6f).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U512/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U512/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U437/tmp_product, operation Mode is: A*(B:0x3ff6d).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U437/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U437/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U418/tmp_product, operation Mode is: A*(B:0x219).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U418/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U418/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U278/tmp_product, operation Mode is: A*(B:0x1a1).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U278/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U278/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U578/tmp_product, operation Mode is: A*(B:0x15a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U578/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U578/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U370/tmp_product, operation Mode is: A*(B:0x148).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U370/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U370/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U440/tmp_product, operation Mode is: A*(B:0x25d).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U440/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U440/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U692/tmp_product, operation Mode is: A*(B:0x18a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U692/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U692/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U378/tmp_product, operation Mode is: A*(B:0x197).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U378/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U378/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U630/tmp_product, operation Mode is: A*(B:0x185).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U630/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U630/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U592/tmp_product, operation Mode is: A*(B:0xc1).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U592/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U592/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U627/tmp_product, operation Mode is: A*(B:0xb5).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U627/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U627/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U647/tmp_product, operation Mode is: A*(B:0x45).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U647/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U647/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U520/tmp_product, operation Mode is: A*(B:0x3ffa2).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U520/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U520/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U288/tmp_product, operation Mode is: A*(B:0x7d).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U288/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U288/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U579/tmp_product, operation Mode is: A*(B:0xab).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U579/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U579/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U475/tmp_product, operation Mode is: A*(B:0x3ff75).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U475/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U475/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U620/tmp_product, operation Mode is: A*(B:0x3ff55).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U620/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U620/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U287/tmp_product, operation Mode is: A*(B:0xb6).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U287/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U287/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U586/tmp_product, operation Mode is: A*(B:0x129).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U586/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U586/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U492/tmp_product, operation Mode is: A*(B:0xdc).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U492/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U492/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U509/tmp_product, operation Mode is: A*(B:0x3ff8e).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U509/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U509/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U382/tmp_product, operation Mode is: A*(B:0x3ff97).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U382/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U382/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U547/tmp_product, operation Mode is: A*(B:0x3ffdb).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U547/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U547/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U654/tmp_product, operation Mode is: A*(B:0x3ffc3).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U654/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U654/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U406/tmp_product, operation Mode is: A*(B:0x72).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U406/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U406/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U521/tmp_product, operation Mode is: A*(B:0x35).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U521/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U521/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U494/tmp_product, operation Mode is: A*(B:0x3ffd3).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U494/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U494/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U411/tmp_product, operation Mode is: A*(B:0x3ff3b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U411/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U411/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U584/tmp_product, operation Mode is: A*(B:0xec).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U584/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U584/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U652/tmp_product, operation Mode is: A*(B:0x121).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U652/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U652/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U308/tmp_product, operation Mode is: A*(B:0x161).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U308/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U308/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U421/tmp_product, operation Mode is: A*(B:0x3fe4a).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U421/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U421/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U560/tmp_product, operation Mode is: A*(B:0x172).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U560/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U560/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U625/tmp_product, operation Mode is: A*(B:0x1be).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U625/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U625/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U327/tmp_product, operation Mode is: A*(B:0x3ff35).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U327/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U327/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U604/tmp_product, operation Mode is: A*(B:0x9c).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U604/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U604/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U410/tmp_product, operation Mode is: A*(B:0x3b).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U410/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U410/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U549/tmp_product, operation Mode is: A*(B:0x3ffcd).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U549/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U549/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U444/tmp_product, operation Mode is: A*(B:0x52).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U444/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U444/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U643/tmp_product, operation Mode is: A*(B:0x15a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U643/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U643/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U648/tmp_product, operation Mode is: A*(B:0x3fe61).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U648/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U648/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U347/tmp_product, operation Mode is: A*(B:0xf3).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U347/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U347/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U682/tmp_product, operation Mode is: A*(B:0x1b9).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U682/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U682/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U315/tmp_product, operation Mode is: A*(B:0x3fed7).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U315/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U315/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U615/tmp_product, operation Mode is: A*(B:0x119).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U615/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U615/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U587/tmp_product, operation Mode is: A*(B:0x3ff52).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U587/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U587/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U392/tmp_product, operation Mode is: A*(B:0x3ffba).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U392/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U392/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U502/tmp_product, operation Mode is: A*(B:0x67).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U502/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U502/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U581/tmp_product, operation Mode is: A*(B:0xa9).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U581/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U581/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U281/tmp_product, operation Mode is: A*(B:0xc7).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U281/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U281/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U577/tmp_product, operation Mode is: A*(B:0x3fe4f).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U577/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U577/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U628/tmp_product, operation Mode is: A*(B:0x19d).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U628/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U628/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U546/tmp_product, operation Mode is: A*(B:0x111).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U546/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U546/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U569/tmp_product, operation Mode is: A*(B:0x12b).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U569/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U569/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U413/tmp_product, operation Mode is: A*(B:0x3fecc).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U413/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U413/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U661/tmp_product, operation Mode is: A*(B:0x3fd8f).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U661/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U661/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U467/tmp_product, operation Mode is: A*(B:0x170).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U467/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U467/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U690/tmp_product, operation Mode is: A*(B:0x3fe9b).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U690/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U690/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U453/tmp_product, operation Mode is: A*(B:0x3ff6b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U453/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U453/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U488/tmp_product, operation Mode is: A*(B:0xde).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U488/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U488/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U394/tmp_product, operation Mode is: A*(B:0x3ff07).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U394/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U394/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U557/tmp_product, operation Mode is: A*(B:0x15c).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U557/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U557/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U599/tmp_product, operation Mode is: A*(B:0x3ffae).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U599/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U599/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U486/tmp_product, operation Mode is: A*(B:0x117).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U486/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U486/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U353/tmp_product, operation Mode is: A*(B:0x3fe64).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U353/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U353/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U377/tmp_product, operation Mode is: A*(B:0xf1).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U377/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U377/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U352/tmp_product, operation Mode is: A*(B:0x9b).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U352/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U352/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U438/tmp_product, operation Mode is: A*(B:0x1b5).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U438/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U438/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U431/tmp_product, operation Mode is: A*(B:0x156).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U431/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U431/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U291/tmp_product, operation Mode is: A*(B:0x3ffbb).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U291/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U291/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U680/tmp_product, operation Mode is: A*(B:0x3ff4f).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U680/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U680/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U409/tmp_product, operation Mode is: A*(B:0x3ffaf).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U409/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U409/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U694/tmp_product, operation Mode is: A*(B:0xeb).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U694/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U694/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U330/tmp_product, operation Mode is: A*(B:0x3ff5b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U330/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U330/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U445/tmp_product, operation Mode is: A*(B:0x3ffc3).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U445/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U445/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U553/tmp_product, operation Mode is: A*(B:0x3fe8b).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U553/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U553/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U441/tmp_product, operation Mode is: A*(B:0x181).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U441/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U441/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U422/tmp_product, operation Mode is: A*(B:0x179).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U422/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U422/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U286/tmp_product, operation Mode is: A*(B:0x3fdf2).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U286/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U286/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U329/tmp_product, operation Mode is: A*(B:0x93).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U329/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U329/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U626/tmp_product, operation Mode is: A*(B:0x3ffd9).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U626/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U626/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U607/tmp_product, operation Mode is: A*(B:0x53).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U607/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U607/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U518/tmp_product, operation Mode is: A*(B:0xe6).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U518/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U518/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U464/tmp_product, operation Mode is: A*(B:0x155).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U464/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U464/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U425/tmp_product, operation Mode is: A*(B:0x39).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U425/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U425/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U380/tmp_product, operation Mode is: A*(B:0x3ffb6).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U380/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U380/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U507/tmp_product, operation Mode is: A*(B:0xc9).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U507/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U507/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U458/tmp_product, operation Mode is: A*(B:0x106).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U458/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U458/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U462/tmp_product, operation Mode is: A*(B:0x264).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U462/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U462/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U354/tmp_product, operation Mode is: A*(B:0x3ffdb).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U354/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U354/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U487/tmp_product, operation Mode is: A*(B:0x3ffa1).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U487/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U487/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6s_22_1_1_U668/tmp_product, operation Mode is: A*(B:0x3ffed).\n",
      "DSP Report: operator mul_16s_6s_22_1_1_U668/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U668/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U274/tmp_product, operation Mode is: A*(B:0x19b).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U274/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U274/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U613/tmp_product, operation Mode is: A*(B:0x3ffae).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U613/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U613/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U653/tmp_product, operation Mode is: A*(B:0x3ff4c).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U653/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U653/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U439/tmp_product, operation Mode is: A*(B:0xb9).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U439/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U439/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U603/tmp_product, operation Mode is: A*(B:0x3fef7).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U603/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U603/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U465/tmp_product, operation Mode is: A*(B:0x3fe4f).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U465/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U465/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U357/tmp_product, operation Mode is: A*(B:0x146).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U357/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U357/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U517/tmp_product, operation Mode is: A*(B:0x3fe85).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U517/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U517/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U387/tmp_product, operation Mode is: A*(B:0x3fed8).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U387/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U387/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U555/tmp_product, operation Mode is: A*(B:0x3fefd).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U555/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U555/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U655/tmp_product, operation Mode is: A*(B:0xdf).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U655/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U655/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U526/tmp_product, operation Mode is: A*(B:0xcf).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U526/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U526/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U374/tmp_product, operation Mode is: A*(B:0xde).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U374/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U374/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U429/tmp_product, operation Mode is: A*(B:0x3ffa2).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U429/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U429/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U633/tmp_product, operation Mode is: A*(B:0x73).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U633/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U633/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U583/tmp_product, operation Mode is: A*(B:0xa4).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U583/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U583/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U565/tmp_product, operation Mode is: A*(B:0xdb).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U565/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U565/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U683/tmp_product, operation Mode is: A*(B:0x3ff4c).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U683/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U683/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U696/tmp_product, operation Mode is: A*(B:0x3fea8).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U696/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U696/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U455/tmp_product, operation Mode is: A*(B:0x249).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U455/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U455/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U313/tmp_product, operation Mode is: A*(B:0x69).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U313/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U313/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U622/tmp_product, operation Mode is: A*(B:0x3ffae).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U622/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U622/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U559/tmp_product, operation Mode is: A*(B:0x3ff9c).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U559/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U559/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U498/tmp_product, operation Mode is: A*(B:0x3ff35).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U498/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U498/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U536/tmp_product, operation Mode is: A*(B:0x3fe4e).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U536/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U536/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U412/tmp_product, operation Mode is: A*(B:0x3ff6b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U412/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U412/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U395/tmp_product, operation Mode is: A*(B:0x6d).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U395/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U395/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U442/tmp_product, operation Mode is: A*(B:0x5b).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U442/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U442/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U649/tmp_product, operation Mode is: A*(B:0xb7).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U649/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U649/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U461/tmp_product, operation Mode is: A*(B:0x8c).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U461/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U461/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U367/tmp_product, operation Mode is: A*(B:0x3ff1d).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U367/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U367/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U326/tmp_product, operation Mode is: A*(B:0xa2).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U326/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U326/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U414/tmp_product, operation Mode is: A*(B:0x1cf).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U414/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U414/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U397/tmp_product, operation Mode is: A*(B:0x13b).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U397/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U397/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U616/tmp_product, operation Mode is: A*(B:0x160).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U616/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U616/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U688/tmp_product, operation Mode is: A*(B:0x165).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U688/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U688/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U529/tmp_product, operation Mode is: A*(B:0x116).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U529/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U529/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U284/tmp_product, operation Mode is: A*(B:0x3fe94).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U284/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U284/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U629/tmp_product, operation Mode is: A*(B:0x3fed5).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U629/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U629/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U476/tmp_product, operation Mode is: A*(B:0x3fe8b).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U476/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U476/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U483/tmp_product, operation Mode is: A*(B:0x125).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U483/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U483/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U644/tmp_product, operation Mode is: A*(B:0xe5).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U644/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U644/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U472/tmp_product, operation Mode is: A*(B:0x3ffba).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U472/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U472/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U434/tmp_product, operation Mode is: A*(B:0xcb).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U434/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U434/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U363/tmp_product, operation Mode is: A*(B:0x3ff61).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U363/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U363/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U660/tmp_product, operation Mode is: A*(B:0x145).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U660/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U660/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U448/tmp_product, operation Mode is: A*(B:0x10c).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U448/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U448/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U572/tmp_product, operation Mode is: A*(B:0x3ff92).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U572/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U572/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U321/tmp_product, operation Mode is: A*(B:0x18a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U321/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U321/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U362/tmp_product, operation Mode is: A*(B:0x109).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U362/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U362/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U597/tmp_product, operation Mode is: A*(B:0x3fcc1).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U597/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U597/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U611/tmp_product, operation Mode is: A*(B:0x3ff9a).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U611/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U611/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U554/tmp_product, operation Mode is: A*(B:0x23).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U554/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U554/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U503/tmp_product, operation Mode is: A*(B:0x5b).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U503/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U503/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U344/tmp_product, operation Mode is: A*(B:0x9b).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U344/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U344/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U420/tmp_product, operation Mode is: A*(B:0x3ff6f).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U420/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U420/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U596/tmp_product, operation Mode is: A*(B:0x3ff17).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U596/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U596/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6s_22_1_1_U485/tmp_product, operation Mode is: A*(B:0x3ffed).\n",
      "DSP Report: operator mul_16s_6s_22_1_1_U485/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U485/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U481/tmp_product, operation Mode is: A*(B:0xbe).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U481/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U481/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U548/tmp_product, operation Mode is: A*(B:0x205).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U548/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U548/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U391/tmp_product, operation Mode is: A*(B:0x148).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U391/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U391/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U372/tmp_product, operation Mode is: A*(B:0x92).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U372/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U372/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U482/tmp_product, operation Mode is: A*(B:0xef).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U482/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U482/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U436/tmp_product, operation Mode is: A*(B:0x96).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U436/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U436/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U672/tmp_product, operation Mode is: A*(B:0xd6).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U672/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U672/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U595/tmp_product, operation Mode is: A*(B:0x3ffa3).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U595/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U595/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U386/tmp_product, operation Mode is: A*(B:0x3ffbd).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U386/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U386/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U343/tmp_product, operation Mode is: A*(B:0x8b).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U343/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U343/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6ns_22_1_1_U450/tmp_product, operation Mode is: A*(B:0x1a).\n",
      "DSP Report: operator mul_16s_6ns_22_1_1_U450/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U450/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U390/tmp_product, operation Mode is: A*(B:0x4d).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U390/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U390/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6s_22_1_1_U594/tmp_product, operation Mode is: A*(B:0x3ffe9).\n",
      "DSP Report: operator mul_16s_6s_22_1_1_U594/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U594/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U533/tmp_product, operation Mode is: A*(B:0x31).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U533/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U533/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U538/tmp_product, operation Mode is: A*(B:0x19a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U538/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U538/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U635/tmp_product, operation Mode is: A*(B:0x3fecd).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U635/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U635/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U602/tmp_product, operation Mode is: A*(B:0x3fe75).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U602/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U602/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U316/tmp_product, operation Mode is: A*(B:0x3ff06).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U316/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U316/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U676/tmp_product, operation Mode is: A*(B:0x56).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U676/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U676/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U567/tmp_product, operation Mode is: A*(B:0x3ffc3).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U567/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U567/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U491/tmp_product, operation Mode is: A*(B:0x3febd).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U491/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U491/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U568/tmp_product, operation Mode is: A*(B:0x3ff51).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U568/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U568/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U416/tmp_product, operation Mode is: A*(B:0x6e).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U416/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U416/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U479/tmp_product, operation Mode is: A*(B:0x115).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U479/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U479/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U658/tmp_product, operation Mode is: A*(B:0x13f).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U658/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U658/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U524/tmp_product, operation Mode is: A*(B:0x27).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U524/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U524/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U275/tmp_product, operation Mode is: A*(B:0x3ff43).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U275/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U275/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U360/tmp_product, operation Mode is: A*(B:0xaf).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U360/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U360/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U506/tmp_product, operation Mode is: A*(B:0x3ffd6).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U506/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U506/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U471/tmp_product, operation Mode is: A*(B:0x2c).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U471/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U471/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U489/tmp_product, operation Mode is: A*(B:0xf7).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U489/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U489/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U679/tmp_product, operation Mode is: A*(B:0x3ff2f).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U679/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U679/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U407/tmp_product, operation Mode is: A*(B:0x68).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U407/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U407/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U468/tmp_product, operation Mode is: A*(B:0x61).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U468/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U468/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U675/tmp_product, operation Mode is: A*(B:0x1b7).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U675/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U675/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U686/tmp_product, operation Mode is: A*(B:0x123).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U686/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U686/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U457/tmp_product, operation Mode is: A*(B:0x12c).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U457/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U457/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U496/tmp_product, operation Mode is: A*(B:0x3fd29).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U496/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U496/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U364/tmp_product, operation Mode is: A*(B:0x28e).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U364/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U364/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U304/tmp_product, operation Mode is: A*(B:0x3fecd).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U304/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U304/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U544/tmp_product, operation Mode is: A*(B:0x64).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U544/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U544/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U325/tmp_product, operation Mode is: A*(B:0xcb).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U325/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U325/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U659/tmp_product, operation Mode is: A*(B:0x123).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U659/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U659/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U527/tmp_product, operation Mode is: A*(B:0x14a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U527/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U527/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U342/tmp_product, operation Mode is: A*(B:0x3ff50).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U342/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U342/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U556/tmp_product, operation Mode is: A*(B:0x16b).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U556/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U556/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U349/tmp_product, operation Mode is: A*(B:0x1ea).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U349/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U349/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U566/tmp_product, operation Mode is: A*(B:0x2a).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U566/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U566/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U303/tmp_product, operation Mode is: A*(B:0x31).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U303/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U303/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U368/tmp_product, operation Mode is: A*(B:0x3ff3b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U368/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U368/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U539/tmp_product, operation Mode is: A*(B:0xbd).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U539/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U539/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U480/tmp_product, operation Mode is: A*(B:0x9f).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U480/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U480/tmp_product.\n",
      "DSP Report: Generating DSP mult_577_reg_886273_reg, operation Mode is: (A*(B:0x83))'.\n",
      "DSP Report: register mult_577_reg_886273_reg is absorbed into DSP mult_577_reg_886273_reg.\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U311/tmp_product is absorbed into DSP mult_577_reg_886273_reg.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U573/tmp_product, operation Mode is: A*(B:0x3fed8).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U573/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U573/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U306/tmp_product, operation Mode is: A*(B:0x168).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U306/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U306/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U398/tmp_product, operation Mode is: A*(B:0x188).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U398/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U398/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U381/tmp_product, operation Mode is: A*(B:0x24c).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U381/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U381/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U328/tmp_product, operation Mode is: A*(B:0x3ff6a).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U328/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U328/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U417/tmp_product, operation Mode is: A*(B:0x11f).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U417/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U417/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U593/tmp_product, operation Mode is: A*(B:0x248).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U593/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U593/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U285/tmp_product, operation Mode is: A*(B:0x3fef7).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U285/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U285/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U695/tmp_product, operation Mode is: A*(B:0x135).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U695/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U695/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U525/tmp_product, operation Mode is: A*(B:0x23).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U525/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U525/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U355/tmp_product, operation Mode is: A*(B:0x1af).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U355/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U355/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U423/tmp_product, operation Mode is: A*(B:0x1a9).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U423/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U423/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U493/tmp_product, operation Mode is: A*(B:0x3fd3c).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U493/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U493/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U396/tmp_product, operation Mode is: A*(B:0x14e).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U396/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U396/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U585/tmp_product, operation Mode is: A*(B:0x3fd40).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U585/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U585/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U681/tmp_product, operation Mode is: A*(B:0x15a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U681/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U681/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U320/tmp_product, operation Mode is: A*(B:0x59).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U320/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U320/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U346/tmp_product, operation Mode is: A*(B:0x3ff1b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U346/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U346/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U671/tmp_product, operation Mode is: A*(B:0x3ff29).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U671/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U671/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U614/tmp_product, operation Mode is: A*(B:0x163).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U614/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U614/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U473/tmp_product, operation Mode is: A*(B:0x3fdbf).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U473/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U473/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U373/tmp_product, operation Mode is: A*(B:0x3fe7f).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U373/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U373/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U427/tmp_product, operation Mode is: A*(B:0x151).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U427/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U427/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U500/tmp_product, operation Mode is: A*(B:0x3ffaa).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U500/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U500/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U290/tmp_product, operation Mode is: A*(B:0xae).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U290/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U290/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U636/tmp_product, operation Mode is: A*(B:0x3feaf).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U636/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U636/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U641/tmp_product, operation Mode is: A*(B:0x10e).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U641/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U641/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U338/tmp_product, operation Mode is: A*(B:0x172).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U338/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U338/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U497/tmp_product, operation Mode is: A*(B:0x91).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U497/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U497/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U656/tmp_product, operation Mode is: A*(B:0x170).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U656/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U656/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U424/tmp_product, operation Mode is: A*(B:0x132).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U424/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U424/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U478/tmp_product, operation Mode is: A*(B:0x18e).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U478/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U478/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U452/tmp_product, operation Mode is: A*(B:0x3ff9f).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U452/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U452/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U415/tmp_product, operation Mode is: A*(B:0x1ed).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U415/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U415/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U319/tmp_product, operation Mode is: A*(B:0x3fe35).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U319/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U319/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U528/tmp_product, operation Mode is: A*(B:0x112).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U528/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U528/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U454/tmp_product, operation Mode is: A*(B:0x3fea9).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U454/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U454/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U428/tmp_product, operation Mode is: A*(B:0x72).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U428/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U428/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U393/tmp_product, operation Mode is: A*(B:0xde).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U393/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U393/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U451/tmp_product, operation Mode is: A*(B:0x3fc9c).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U451/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U451/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U639/tmp_product, operation Mode is: A*(B:0xe5).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U639/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U639/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U663/tmp_product, operation Mode is: A*(B:0x3fd65).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U663/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U663/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U516/tmp_product, operation Mode is: A*(B:0x19c).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U516/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U516/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U408/tmp_product, operation Mode is: A*(B:0x3fda3).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U408/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U408/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U276/tmp_product, operation Mode is: A*(B:0x1fb).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U276/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U276/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U361/tmp_product, operation Mode is: A*(B:0xdd).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U361/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U361/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U277/tmp_product, operation Mode is: A*(B:0xce).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U277/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U277/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U619/tmp_product, operation Mode is: A*(B:0x72).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U619/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U619/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U466/tmp_product, operation Mode is: A*(B:0x6b).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U466/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U466/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U550/tmp_product, operation Mode is: A*(B:0xb0).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U550/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U550/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U484/tmp_product, operation Mode is: A*(B:0x35).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U484/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U484/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U640/tmp_product, operation Mode is: A*(B:0x12e).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U640/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U640/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U371/tmp_product, operation Mode is: A*(B:0x23e).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U371/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U371/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U677/tmp_product, operation Mode is: A*(B:0x19a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U677/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U677/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U405/tmp_product, operation Mode is: A*(B:0x3ff53).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U405/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U405/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U631/tmp_product, operation Mode is: A*(B:0x3ff69).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U631/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U631/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U460/tmp_product, operation Mode is: A*(B:0x15c).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U460/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U460/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U511/tmp_product, operation Mode is: A*(B:0x188).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U511/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U511/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U540/tmp_product, operation Mode is: A*(B:0x1bd).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U540/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U540/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U609/tmp_product, operation Mode is: A*(B:0x27d).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U609/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U609/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U590/tmp_product, operation Mode is: A*(B:0x16a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U590/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U590/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U510/tmp_product, operation Mode is: A*(B:0x188).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U510/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U510/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U293/tmp_product, operation Mode is: A*(B:0x3fe43).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U293/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U293/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U601/tmp_product, operation Mode is: A*(B:0x3ff1d).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U601/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U601/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U551/tmp_product, operation Mode is: A*(B:0x3feda).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U551/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U551/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U532/tmp_product, operation Mode is: A*(B:0x187).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U532/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U532/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U673/tmp_product, operation Mode is: A*(B:0x121).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U673/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U673/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U666/tmp_product, operation Mode is: A*(B:0x3fee6).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U666/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U666/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U591/tmp_product, operation Mode is: A*(B:0x73).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U591/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U591/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U435/tmp_product, operation Mode is: A*(B:0x3ffad).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U435/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U435/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U283/tmp_product, operation Mode is: A*(B:0x66).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U283/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U283/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U282/tmp_product, operation Mode is: A*(B:0x5d).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U282/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U282/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U426/tmp_product, operation Mode is: A*(B:0x3ffc5).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U426/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U426/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U665/tmp_product, operation Mode is: A*(B:0x3fea5).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U665/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U665/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U490/tmp_product, operation Mode is: A*(B:0x3fef2).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U490/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U490/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U298/tmp_product, operation Mode is: A*(B:0x14c).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U298/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U298/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U558/tmp_product, operation Mode is: A*(B:0x107).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U558/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U558/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U379/tmp_product, operation Mode is: A*(B:0x3fed5).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U379/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U379/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U369/tmp_product, operation Mode is: A*(B:0x3ff1e).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U369/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U369/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U499/tmp_product, operation Mode is: A*(B:0x96).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U499/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U499/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U433/tmp_product, operation Mode is: A*(B:0x47).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U433/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U433/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U837/tmp_product, operation Mode is: A*(B:0x6e).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U837/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U837/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U972/tmp_product, operation Mode is: A*(B:0x174).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U972/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U972/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U800/tmp_product, operation Mode is: A*(B:0x3fcb3).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U800/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U800/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U961/tmp_product, operation Mode is: A*(B:0x2b7).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U961/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U961/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U793/tmp_product, operation Mode is: A*(B:0x3febd).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U793/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U793/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U815/tmp_product, operation Mode is: A*(B:0x11e).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U815/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U815/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U977/tmp_product, operation Mode is: A*(B:0x3fac1).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U977/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U977/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U899/tmp_product, operation Mode is: A*(B:0x107).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U899/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U899/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U878/tmp_product, operation Mode is: A*(B:0x3febc).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U878/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U878/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U933/tmp_product, operation Mode is: A*(B:0x139).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U933/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U933/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U855/tmp_product, operation Mode is: A*(B:0x3ff7d).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U855/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U855/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U917/tmp_product, operation Mode is: A*(B:0xeb).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U917/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U917/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U981/tmp_product, operation Mode is: A*(B:0x3ff3e).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U981/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U981/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U970/tmp_product, operation Mode is: A*(B:0x3fe64).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U970/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U970/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U930/tmp_product, operation Mode is: A*(B:0xe1).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U930/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U930/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_5ns_21_1_1_U915/tmp_product, operation Mode is: A*(B:0xd).\n",
      "DSP Report: operator mul_16s_5ns_21_1_1_U915/tmp_product is absorbed into DSP mul_16s_5ns_21_1_1_U915/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U832/tmp_product, operation Mode is: A*(B:0x3fe8b).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U832/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U832/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U958/tmp_product, operation Mode is: A*(B:0x3fe93).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U958/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U958/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U844/tmp_product, operation Mode is: A*(B:0x263).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U844/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U844/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U959/tmp_product, operation Mode is: A*(B:0x258).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U959/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U959/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U794/tmp_product, operation Mode is: A*(B:0x1f6).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U794/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U794/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U880/tmp_product, operation Mode is: A*(B:0x3fbbf).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U880/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U880/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U881/tmp_product, operation Mode is: A*(B:0x2b8).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U881/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U881/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U902/tmp_product, operation Mode is: A*(B:0xca).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U902/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U902/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U849/tmp_product, operation Mode is: A*(B:0x3fdb5).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U849/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U849/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U795/tmp_product, operation Mode is: A*(B:0x3feae).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U795/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U795/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U843/tmp_product, operation Mode is: A*(B:0x3fd41).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U843/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U843/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U914/tmp_product, operation Mode is: A*(B:0x3fdb3).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U914/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U914/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U768/tmp_product, operation Mode is: A*(B:0x3fe64).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U768/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U768/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U894/tmp_product, operation Mode is: A*(B:0x10c).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U894/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U894/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U782/tmp_product, operation Mode is: A*(B:0x11d).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U782/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U782/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U861/tmp_product, operation Mode is: A*(B:0x313).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U861/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U861/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U925/tmp_product, operation Mode is: A*(B:0x3fd70).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U925/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U925/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U946/tmp_product, operation Mode is: A*(B:0x3fe94).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U946/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U946/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U963/tmp_product, operation Mode is: A*(B:0x3ff3b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U963/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U963/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U890/tmp_product, operation Mode is: A*(B:0x194).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U890/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U890/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U986/tmp_product, operation Mode is: A*(B:0x3fd03).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U986/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U986/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U773/tmp_product, operation Mode is: A*(B:0x3fe81).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U773/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U773/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U784/tmp_product, operation Mode is: A*(B:0x3fd7c).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U784/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U784/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U856/tmp_product, operation Mode is: A*(B:0xc4).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U856/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U856/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U954/tmp_product, operation Mode is: A*(B:0x1c4).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U954/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U954/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U984/tmp_product, operation Mode is: A*(B:0x184).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U984/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U984/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U903/tmp_product, operation Mode is: A*(B:0x19f).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U903/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U903/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U786/tmp_product, operation Mode is: A*(B:0x18b).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U786/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U786/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U960/tmp_product, operation Mode is: A*(B:0x11d).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U960/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U960/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U847/tmp_product, operation Mode is: A*(B:0x112).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U847/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U847/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U913/tmp_product, operation Mode is: A*(B:0x3fe7c).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U913/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U913/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U952/tmp_product, operation Mode is: A*(B:0x177).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U952/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U952/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U823/tmp_product, operation Mode is: A*(B:0x177).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U823/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U823/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U817/tmp_product, operation Mode is: A*(B:0x96).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U817/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U817/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U826/tmp_product, operation Mode is: A*(B:0x2c0).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U826/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U826/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U788/tmp_product, operation Mode is: A*(B:0x3fe52).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U788/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U788/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U876/tmp_product, operation Mode is: A*(B:0x3fdab).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U876/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U876/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U850/tmp_product, operation Mode is: A*(B:0x319).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U850/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U850/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U935/tmp_product, operation Mode is: A*(B:0xbe).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U935/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U935/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U926/tmp_product, operation Mode is: A*(B:0x19a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U926/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U926/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U846/tmp_product, operation Mode is: A*(B:0x3fead).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U846/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U846/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U804/tmp_product, operation Mode is: A*(B:0x3fdd5).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U804/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U804/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U831/tmp_product, operation Mode is: A*(B:0x3ffc9).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U831/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U831/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U845/tmp_product, operation Mode is: A*(B:0x373).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U845/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U845/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U862/tmp_product, operation Mode is: A*(B:0x3fe88).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U862/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U862/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U976/tmp_product, operation Mode is: A*(B:0x284).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U976/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U976/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U858/tmp_product, operation Mode is: A*(B:0xab).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U858/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U858/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U922/tmp_product, operation Mode is: A*(B:0x3ffce).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U922/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U922/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U885/tmp_product, operation Mode is: A*(B:0x188).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U885/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U885/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U774/tmp_product, operation Mode is: A*(B:0x3fe9e).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U774/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U774/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U910/tmp_product, operation Mode is: A*(B:0x1f3).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U910/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U910/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U891/tmp_product, operation Mode is: A*(B:0x66).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U891/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U891/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U870/tmp_product, operation Mode is: A*(B:0x7d).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U870/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U870/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U841/tmp_product, operation Mode is: A*(B:0xc1).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U841/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U841/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6s_22_1_1_U936/tmp_product, operation Mode is: A*(B:0x3ffeb).\n",
      "DSP Report: operator mul_16s_6s_22_1_1_U936/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U936/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6s_22_1_1_U767/tmp_product, operation Mode is: A*(B:0x3ffe5).\n",
      "DSP Report: operator mul_16s_6s_22_1_1_U767/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U767/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U874/tmp_product, operation Mode is: A*(B:0x3ffa9).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U874/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U874/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U824/tmp_product, operation Mode is: A*(B:0x3fdc9).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U824/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U824/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U908/tmp_product, operation Mode is: A*(B:0xa2).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U908/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U908/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U939/tmp_product, operation Mode is: A*(B:0xe1).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U939/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U939/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U827/tmp_product, operation Mode is: A*(B:0x3feb1).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U827/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U827/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U809/tmp_product, operation Mode is: A*(B:0x1a8).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U809/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U809/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U906/tmp_product, operation Mode is: A*(B:0x171).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U906/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U906/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U957/tmp_product, operation Mode is: A*(B:0x157).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U957/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U957/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U879/tmp_product, operation Mode is: A*(B:0x3fe3b).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U879/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U879/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U833/tmp_product, operation Mode is: A*(B:0x1ea).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U833/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U833/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U965/tmp_product, operation Mode is: A*(B:0x111).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U965/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U965/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U944/tmp_product, operation Mode is: A*(B:0x3fe1a).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U944/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U944/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U834/tmp_product, operation Mode is: A*(B:0x157).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U834/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U834/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U859/tmp_product, operation Mode is: A*(B:0x3ff12).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U859/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U859/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U802/tmp_product, operation Mode is: A*(B:0x68).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U802/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U802/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U775/tmp_product, operation Mode is: A*(B:0x8f).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U775/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U775/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U812/tmp_product, operation Mode is: A*(B:0xae).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U812/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U812/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U897/tmp_product, operation Mode is: A*(B:0x30f).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U897/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U897/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U909/tmp_product, operation Mode is: A*(B:0x3ff4d).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U909/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U909/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U943/tmp_product, operation Mode is: A*(B:0x1cc).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U943/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U943/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U808/tmp_product, operation Mode is: A*(B:0x2b9).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U808/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U808/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U898/tmp_product, operation Mode is: A*(B:0x3fb1a).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U898/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U898/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U875/tmp_product, operation Mode is: A*(B:0x3fdb7).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U875/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U875/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U860/tmp_product, operation Mode is: A*(B:0x3fd0e).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U860/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U860/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U983/tmp_product, operation Mode is: A*(B:0x3fbf9).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U983/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U983/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U918/tmp_product, operation Mode is: A*(B:0xfa).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U918/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U918/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U835/tmp_product, operation Mode is: A*(B:0x3fd04).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U835/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U835/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U790/tmp_product, operation Mode is: A*(B:0x2f4).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U790/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U790/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U776/tmp_product, operation Mode is: A*(B:0x3fef1).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U776/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U776/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U951/tmp_product, operation Mode is: A*(B:0x23e).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U951/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U951/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U892/tmp_product, operation Mode is: A*(B:0x3fcd9).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U892/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U892/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U866/tmp_product, operation Mode is: A*(B:0x186).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U866/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U866/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U868/tmp_product, operation Mode is: A*(B:0x3fc67).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U868/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U868/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U931/tmp_product, operation Mode is: A*(B:0x3fb6e).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U931/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U931/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U921/tmp_product, operation Mode is: A*(B:0x136).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U921/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U921/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U830/tmp_product, operation Mode is: A*(B:0xee).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U830/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U830/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6ns_22_1_1_U974/tmp_product, operation Mode is: A*(B:0x1a).\n",
      "DSP Report: operator mul_16s_6ns_22_1_1_U974/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U974/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U987/tmp_product, operation Mode is: A*(B:0x3fe15).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U987/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U987/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U853/tmp_product, operation Mode is: A*(B:0x3fed7).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U853/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U853/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U797/tmp_product, operation Mode is: A*(B:0x3ffa6).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U797/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U797/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U796/tmp_product, operation Mode is: A*(B:0x162).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U796/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U796/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U934/tmp_product, operation Mode is: A*(B:0x3fe7c).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U934/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U934/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U893/tmp_product, operation Mode is: A*(B:0x3fe93).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U893/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U893/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U805/tmp_product, operation Mode is: A*(B:0x4c).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U805/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U805/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U949/tmp_product, operation Mode is: A*(B:0xb0).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U949/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U949/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U820/tmp_product, operation Mode is: A*(B:0x3ff6e).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U820/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U820/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U769/tmp_product, operation Mode is: A*(B:0x97).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U769/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U769/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U869/tmp_product, operation Mode is: A*(B:0xe5).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U869/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U869/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U783/tmp_product, operation Mode is: A*(B:0x3ff8e).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U783/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U783/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U851/tmp_product, operation Mode is: A*(B:0x3ff8e).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U851/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U851/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U928/tmp_product, operation Mode is: A*(B:0xb7).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U928/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U928/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U923/tmp_product, operation Mode is: A*(B:0xd7).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U923/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U923/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U822/tmp_product, operation Mode is: A*(B:0x3ff43).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U822/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U822/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U932/tmp_product, operation Mode is: A*(B:0xba).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U932/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U932/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6s_22_1_1_U839/tmp_product, operation Mode is: A*(B:0x3ffe3).\n",
      "DSP Report: operator mul_16s_6s_22_1_1_U839/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U839/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U950/tmp_product, operation Mode is: A*(B:0x3fed2).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U950/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U950/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U813/tmp_product, operation Mode is: A*(B:0x25a).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U813/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U813/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U889/tmp_product, operation Mode is: A*(B:0x3fe16).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U889/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U889/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U838/tmp_product, operation Mode is: A*(B:0x3fe2f).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U838/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U838/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U942/tmp_product, operation Mode is: A*(B:0x132).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U942/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U942/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U863/tmp_product, operation Mode is: A*(B:0x3fe75).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U863/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U863/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U852/tmp_product, operation Mode is: A*(B:0x3ff89).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U852/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U852/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U964/tmp_product, operation Mode is: A*(B:0x187).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U964/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U964/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U985/tmp_product, operation Mode is: A*(B:0x18f).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U985/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U985/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U811/tmp_product, operation Mode is: A*(B:0x3fd8d).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U811/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U811/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U772/tmp_product, operation Mode is: A*(B:0x3fd68).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U772/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U772/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U895/tmp_product, operation Mode is: A*(B:0x3fe31).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U895/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U895/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U781/tmp_product, operation Mode is: A*(B:0x25).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U781/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U781/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U818/tmp_product, operation Mode is: A*(B:0x10b).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U818/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U818/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U798/tmp_product, operation Mode is: A*(B:0x3feba).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U798/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U798/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U927/tmp_product, operation Mode is: A*(B:0x237).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U927/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U927/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U828/tmp_product, operation Mode is: A*(B:0x3ff54).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U828/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U828/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U937/tmp_product, operation Mode is: A*(B:0x3fec7).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U937/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U937/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U806/tmp_product, operation Mode is: A*(B:0x3fe81).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U806/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U806/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U836/tmp_product, operation Mode is: A*(B:0x117).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U836/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U836/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U912/tmp_product, operation Mode is: A*(B:0x3fe84).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U912/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U912/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U872/tmp_product, operation Mode is: A*(B:0xf1).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U872/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U872/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U945/tmp_product, operation Mode is: A*(B:0x87).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U945/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U945/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U969/tmp_product, operation Mode is: A*(B:0x36).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U969/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U969/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U787/tmp_product, operation Mode is: A*(B:0x3ffc6).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U787/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U787/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U779/tmp_product, operation Mode is: A2*(B:0x86).\n",
      "DSP Report: register data_19_val_read_reg_235097_reg is absorbed into DSP mul_16s_9ns_25_1_1_U779/tmp_product.\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U779/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U779/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U975/tmp_product, operation Mode is: A*(B:0x61).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U975/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U975/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U938/tmp_product, operation Mode is: A*(B:0x3fef5).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U938/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U938/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U865/tmp_product, operation Mode is: A*(B:0x30f).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U865/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U865/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U967/tmp_product, operation Mode is: A*(B:0x3ff55).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U967/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U967/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U864/tmp_product, operation Mode is: A*(B:0x3ff3f).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U864/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U864/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U857/tmp_product, operation Mode is: A*(B:0x169).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U857/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U857/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U901/tmp_product, operation Mode is: A*(B:0x123).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U901/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U901/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U888/tmp_product, operation Mode is: A*(B:0x177).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U888/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U888/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U900/tmp_product, operation Mode is: A*(B:0xaf).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U900/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U900/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U940/tmp_product, operation Mode is: A*(B:0x158).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U940/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U940/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U821/tmp_product, operation Mode is: A*(B:0xbb).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U821/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U821/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U807/tmp_product, operation Mode is: A*(B:0xa6).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U807/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U807/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U791/tmp_product, operation Mode is: A*(B:0xef).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U791/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U791/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U840/tmp_product, operation Mode is: A*(B:0x83).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U840/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U840/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U867/tmp_product, operation Mode is: A*(B:0x3ff91).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U867/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U867/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U962/tmp_product, operation Mode is: A*(B:0xba).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U962/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U962/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U896/tmp_product, operation Mode is: A*(B:0x125).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U896/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U896/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U871/tmp_product, operation Mode is: A*(B:0x9a).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U871/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U871/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U801/tmp_product, operation Mode is: A*(B:0xe5).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U801/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U801/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U883/tmp_product, operation Mode is: A*(B:0xeb).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U883/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U883/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U778/tmp_product, operation Mode is: A*(B:0x3ff1d).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U778/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U778/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U810/tmp_product, operation Mode is: A*(B:0x3ff4d).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U810/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U810/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U978/tmp_product, operation Mode is: A*(B:0x3ff96).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U978/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U978/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U884/tmp_product, operation Mode is: A*(B:0xb2).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U884/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U884/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U842/tmp_product, operation Mode is: A*(B:0x5e).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U842/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U842/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U792/tmp_product, operation Mode is: A*(B:0x57).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U792/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U792/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U780/tmp_product, operation Mode is: A*(B:0x6b).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U780/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U780/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U907/tmp_product, operation Mode is: A*(B:0x3fdb0).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U907/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U907/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U941/tmp_product, operation Mode is: A*(B:0x1a9).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U941/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U941/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U799/tmp_product, operation Mode is: A*(B:0x13f).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U799/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U799/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U877/tmp_product, operation Mode is: A*(B:0x3fdef).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U877/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U877/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U777/tmp_product, operation Mode is: A*(B:0x3fe57).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U777/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U777/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U905/tmp_product, operation Mode is: A*(B:0x221).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U905/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U905/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U873/tmp_product, operation Mode is: A*(B:0x3feaa).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U873/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U873/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U955/tmp_product, operation Mode is: A*(B:0x143).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U955/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U955/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U966/tmp_product, operation Mode is: A*(B:0xf9).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U966/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U966/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U854/tmp_product, operation Mode is: A*(B:0x3fd2e).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U854/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U854/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U980/tmp_product, operation Mode is: A*(B:0x3fcd6).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U980/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U980/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U887/tmp_product, operation Mode is: A*(B:0x3feb2).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U887/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U887/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U882/tmp_product, operation Mode is: A*(B:0x73).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U882/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U882/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U924/tmp_product, operation Mode is: A*(B:0x5a).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U924/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U924/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U825/tmp_product, operation Mode is: A*(B:0xb2).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U825/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U825/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U919/tmp_product, operation Mode is: A*(B:0x2a).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U919/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U919/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U971/tmp_product, operation Mode is: A*(B:0x261).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U971/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U971/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U988/tmp_product, operation Mode is: A*(B:0xec).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U988/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U988/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U920/tmp_product, operation Mode is: A*(B:0x3fe22).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U920/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U920/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U968/tmp_product, operation Mode is: A*(B:0x2b5).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U968/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U968/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U953/tmp_product, operation Mode is: A*(B:0x3fe95).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U953/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U953/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U770/tmp_product, operation Mode is: A*(B:0x3fd9c).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U770/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U770/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U956/tmp_product, operation Mode is: A*(B:0x3fe22).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U956/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U956/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U929/tmp_product, operation Mode is: A*(B:0x3fd82).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U929/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U929/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U911/tmp_product, operation Mode is: A*(B:0x25a).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U911/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U911/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U904/tmp_product, operation Mode is: A*(B:0x1fa).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U904/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U904/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U771/tmp_product, operation Mode is: A*(B:0x29b).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U771/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U771/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U848/tmp_product, operation Mode is: A*(B:0x3fd6d).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U848/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U848/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U947/tmp_product, operation Mode is: A*(B:0x3ff6d).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U947/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U947/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U803/tmp_product, operation Mode is: A*(B:0x3fe2a).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U803/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U803/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U979/tmp_product, operation Mode is: A*(B:0x144).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U979/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U979/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U982/tmp_product, operation Mode is: A*(B:0x19c).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U982/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U982/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U814/tmp_product, operation Mode is: A*(B:0x3f986).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U814/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U814/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U816/tmp_product, operation Mode is: A*(B:0x3fd54).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U816/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U816/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U829/tmp_product, operation Mode is: A*(B:0x3fba4).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U829/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U829/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U789/tmp_product, operation Mode is: A*(B:0x3ffd5).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U789/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U789/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U916/tmp_product, operation Mode is: A*(B:0x33c).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U916/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U916/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U819/tmp_product, operation Mode is: A*(B:0x271).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U819/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U819/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U973/tmp_product, operation Mode is: A*(B:0x32d).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U973/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U973/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U948/tmp_product, operation Mode is: A*(B:0x3ff23).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U948/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U948/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U886/tmp_product, operation Mode is: A*(B:0x5b).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U886/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U886/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U785/tmp_product, operation Mode is: A*(B:0xa1).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U785/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U785/tmp_product.\n",
      "DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1090/tmp_product, operation Mode is: A2*B2.\n",
      "DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1090/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1090/tmp_product.\n",
      "DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/inv_exp_sum_reg_840_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1090/tmp_product.\n",
      "DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1090/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1090/tmp_product.\n",
      "DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1093/tmp_product, operation Mode is: A2*B2.\n",
      "DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1093/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1093/tmp_product.\n",
      "DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/inv_exp_sum_reg_840_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1093/tmp_product.\n",
      "DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1093/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1093/tmp_product.\n",
      "DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1092/tmp_product, operation Mode is: A2*B2.\n",
      "DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1092/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1092/tmp_product.\n",
      "DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/inv_exp_sum_reg_840_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1092/tmp_product.\n",
      "DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1092/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1092/tmp_product.\n",
      "DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product, operation Mode is: A2*B2.\n",
      "DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product.\n",
      "DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/inv_exp_sum_reg_840_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product.\n",
      "DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product.\n",
      "DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1089/tmp_product, operation Mode is: A2*B2.\n",
      "DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1089/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1089/tmp_product.\n",
      "DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/inv_exp_sum_reg_840_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1089/tmp_product.\n",
      "DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1089/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1089/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1029/tmp_product, operation Mode is: A2*(B:0x3fddc).\n",
      "DSP Report: register data_63_reg_406_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1029/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1029/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1029/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1025/tmp_product, operation Mode is: A2*(B:0x4f1).\n",
      "DSP Report: register data_62_reg_401_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1025/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1025/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1025/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1039/tmp_product, operation Mode is: A2*(B:0x3fd26).\n",
      "DSP Report: register data_79_reg_486_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1039/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1039/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1039/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1061/tmp_product, operation Mode is: A2*(B:0x3fd59).\n",
      "DSP Report: register data_74_reg_461_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1061/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1061/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1061/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1058/tmp_product, operation Mode is: A2*(B:0x3fcb4).\n",
      "DSP Report: register data_73_reg_456_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1058/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1058/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1058/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1044/tmp_product, operation Mode is: A2*(B:0x405).\n",
      "DSP Report: register data_65_reg_416_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1044/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1044/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1044/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1045/tmp_product, operation Mode is: A2*(B:0x3fcd4).\n",
      "DSP Report: register data_81_reg_496_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1045/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1045/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1045/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1059/tmp_product, operation Mode is: A2*(B:0x3fe5c).\n",
      "DSP Report: register data_67_reg_426_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1059/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1059/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1059/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1048/tmp_product, operation Mode is: A2*(B:0x3fcf8).\n",
      "DSP Report: register data_63_reg_406_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1048/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1048/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1048/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1030/tmp_product, operation Mode is: A2*(B:0x3fc7e).\n",
      "DSP Report: register data_73_reg_456_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1030/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1030/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1030/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1052/tmp_product, operation Mode is: A2*(B:0x3fcca).\n",
      "DSP Report: register data_79_reg_486_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1052/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1052/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1052/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1032/tmp_product, operation Mode is: A2*(B:0x3fc60).\n",
      "DSP Report: register data_66_reg_421_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1032/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1032/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1032/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1060/tmp_product, operation Mode is: A2*(B:0x282).\n",
      "DSP Report: register data_65_reg_416_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1060/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1060/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1060/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1027/tmp_product, operation Mode is: A2*(B:0x360).\n",
      "DSP Report: register data_79_reg_486_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1027/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1027/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1027/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1049/tmp_product, operation Mode is: A2*(B:0x3fccc).\n",
      "DSP Report: register data_78_reg_481_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1049/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1049/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1049/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1033/tmp_product, operation Mode is: A2*(B:0x1c1).\n",
      "DSP Report: register data_75_reg_466_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1033/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1033/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1033/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1040/tmp_product, operation Mode is: A2*(B:0x3fe42).\n",
      "DSP Report: register data_71_reg_446_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1040/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1040/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1040/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_9ns_25_1_1_U1063/tmp_product, operation Mode is: A2*(B:0x98).\n",
      "DSP Report: register data_69_reg_436_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_9ns_25_1_1_U1063/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_9ns_25_1_1_U1063/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_9ns_25_1_1_U1063/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1046/tmp_product, operation Mode is: A2*(B:0x3f985).\n",
      "DSP Report: register data_65_reg_416_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1046/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1046/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1046/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1064/tmp_product, operation Mode is: A2*(B:0x2dd).\n",
      "DSP Report: register data_reg_391_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1064/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1064/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1064/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1053/tmp_product, operation Mode is: A2*(B:0x133).\n",
      "DSP Report: register data_82_reg_396_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1053/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1053/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1053/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1062/tmp_product, operation Mode is: A2*(B:0x1e3).\n",
      "DSP Report: register data_72_reg_451_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1062/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1062/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1062/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1026/tmp_product, operation Mode is: A2*(B:0x3fd88).\n",
      "DSP Report: register data_77_reg_476_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1026/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1026/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1026/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1035/tmp_product, operation Mode is: A2*(B:0x3fd43).\n",
      "DSP Report: register data_76_reg_471_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1035/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1035/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1035/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1041/tmp_product, operation Mode is: A2*(B:0x3fd91).\n",
      "DSP Report: register data_75_reg_466_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1041/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1041/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1041/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1031/tmp_product, operation Mode is: A2*(B:0x21f).\n",
      "DSP Report: register data_73_reg_456_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1031/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1031/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1031/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1056/tmp_product, operation Mode is: A2*(B:0x3fb7d).\n",
      "DSP Report: register data_71_reg_446_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1056/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1056/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1056/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1034/tmp_product, operation Mode is: A2*(B:0x138).\n",
      "DSP Report: register data_67_reg_426_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1034/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1034/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1034/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1055/tmp_product, operation Mode is: A2*(B:0x3fd19).\n",
      "DSP Report: register data_68_reg_431_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1055/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1055/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1055/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1043/tmp_product, operation Mode is: A2*(B:0x5c1).\n",
      "DSP Report: register data_80_reg_491_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1043/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1043/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1043/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1042/tmp_product, operation Mode is: A2*(B:0x3fe2a).\n",
      "DSP Report: register data_82_reg_396_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1042/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1042/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1042/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1037/tmp_product, operation Mode is: A2*(B:0x3fc46).\n",
      "DSP Report: register data_reg_391_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1037/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1037/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1037/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1050/tmp_product, operation Mode is: A2*(B:0x5ce).\n",
      "DSP Report: register data_70_reg_441_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1050/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1050/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1050/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1051/tmp_product, operation Mode is: A2*(B:0x134).\n",
      "DSP Report: register data_76_reg_471_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1051/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1051/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1051/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1057/tmp_product, operation Mode is: A2*(B:0x271).\n",
      "DSP Report: register data_71_reg_446_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1057/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1057/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1057/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1047/tmp_product, operation Mode is: A2*(B:0x3fc7f).\n",
      "DSP Report: register data_69_reg_436_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1047/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1047/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1047/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1054/tmp_product, operation Mode is: A2*(B:0x3fd08).\n",
      "DSP Report: register data_64_reg_411_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1054/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1054/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1054/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1036/tmp_product, operation Mode is: A2*(B:0x18c).\n",
      "DSP Report: register data_68_reg_431_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1036/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1036/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1036/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1038/tmp_product, operation Mode is: A2*(B:0x2f3).\n",
      "DSP Report: register data_77_reg_476_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1038/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1038/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1038/tmp_product.\n",
      "DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1028/tmp_product, operation Mode is: A2*(B:0x3fbf5).\n",
      "DSP Report: register data_80_reg_491_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1028/tmp_product.\n",
      "DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1028/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1028/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U55/tmp_product, operation Mode is: A*(B:0xcc).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U55/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U55/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U37/tmp_product, operation Mode is: A2*(B:0x12b).\n",
      "DSP Report: register sext_ln70_312_reg_203956_reg is absorbed into DSP mul_16s_10ns_26_1_1_U37/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U37/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U230/tmp_product, operation Mode is: A*(B:0xd3).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U230/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U230/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U162/tmp_product, operation Mode is: A*(B:0x3ff66).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U162/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U162/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U213/tmp_product, operation Mode is: A2*(B:0x3fc3c).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_11s_26_1_1_U213/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U213/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U213/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U48/tmp_product, operation Mode is: A2*(B:0x3fe8d).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10s_26_1_1_U48/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U48/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U234/tmp_product, operation Mode is: A*(B:0x3feb1).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U234/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U234/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U180/tmp_product, operation Mode is: A2*(B:0x3fe13).\n",
      "DSP Report: register sext_ln70_317_reg_204062_reg is absorbed into DSP mul_16s_10s_26_1_1_U180/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U180/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U180/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U197/tmp_product, operation Mode is: A2*(B:0x123).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U197/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U197/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U197/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U198/tmp_product, operation Mode is: A*(B:0x3fb5f).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U198/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U198/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U76/tmp_product, operation Mode is: A*(B:0x3feb3).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U76/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U76/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U69/tmp_product, operation Mode is: A*(B:0x3feb7).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U69/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U69/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U86/tmp_product, operation Mode is: A*(B:0x213).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U86/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U86/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U122/tmp_product, operation Mode is: A*(B:0x3ff3b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U122/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U122/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U15/tmp_product, operation Mode is: A2*(B:0x2c0).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_11ns_26_1_1_U15/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U15/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U93/tmp_product, operation Mode is: A*(B:0x3fe27).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U93/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U93/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U5/tmp_product, operation Mode is: A*(B:0x3fdd1).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U5/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U5/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U23/tmp_product, operation Mode is: A*(B:0x3feac).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U23/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U64/tmp_product, operation Mode is: A*(B:0x3fd32).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U64/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U64/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U134/tmp_product, operation Mode is: A2*(B:0x3fe6a).\n",
      "DSP Report: register sext_ln70_309_reg_203940_reg is absorbed into DSP mul_16s_10s_26_1_1_U134/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U134/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U134/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U91/tmp_product, operation Mode is: A2*(B:0x38f).\n",
      "DSP Report: register sext_ln70_314_reg_203992_reg is absorbed into DSP mul_16s_11ns_26_1_1_U91/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U91/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U91/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U160/tmp_product, operation Mode is: A*(B:0x37).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U160/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U160/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U205/tmp_product, operation Mode is: A2*(B:0x141).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U205/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U205/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U205/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U100/tmp_product, operation Mode is: A*(B:0x34a).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U100/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U100/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U85/tmp_product, operation Mode is: A*(B:0x1c9).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U85/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U85/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U75/tmp_product, operation Mode is: A*(B:0x3fea4).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U75/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U75/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U211/tmp_product, operation Mode is: A*(B:0x3fde5).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U211/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U211/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U74/tmp_product, operation Mode is: A*(B:0x3fe5b).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U74/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U74/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U214/tmp_product, operation Mode is: A*(B:0x3fe55).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U214/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U214/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U7/tmp_product, operation Mode is: A*(B:0x3fe33).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U7/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U7/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U101/tmp_product, operation Mode is: A*(B:0x214).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U101/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U101/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U94/tmp_product, operation Mode is: A2*(B:0x138).\n",
      "DSP Report: register data_0_val_read_reg_203647_reg is absorbed into DSP mul_16s_10ns_26_1_1_U94/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U94/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U94/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U153/tmp_product, operation Mode is: A*(B:0x13e).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U153/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U153/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U124/tmp_product, operation Mode is: A*(B:0x3feda).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U124/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U124/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U212/tmp_product, operation Mode is: A*(B:0x24e).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U212/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U212/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U127/tmp_product, operation Mode is: A*(B:0x17a).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U127/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U127/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U106/tmp_product, operation Mode is: A*(B:0x3fbc4).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U106/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U106/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U51/tmp_product, operation Mode is: A*(B:0x3fe34).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U51/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U81/tmp_product, operation Mode is: A2*(B:0x181).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U81/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U81/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U81/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U235/tmp_product, operation Mode is: A*(B:0x1d6).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U235/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U235/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U183/tmp_product, operation Mode is: A2*(B:0x23b).\n",
      "DSP Report: register data_0_val_read_reg_203647_reg is absorbed into DSP mul_16s_11ns_26_1_1_U183/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U183/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U183/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U131/tmp_product, operation Mode is: A*(B:0x3ff38).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U131/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U131/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U176/tmp_product, operation Mode is: A*(B:0x3fee6).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U176/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U176/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U96/tmp_product, operation Mode is: A*(B:0x3fe52).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U96/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U96/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U66/tmp_product, operation Mode is: A*(B:0x1db).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U66/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U66/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U21/tmp_product, operation Mode is: A*(B:0xfa).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U21/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U21/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U43/tmp_product, operation Mode is: A*(B:0x5e).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U43/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U43/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U189/tmp_product, operation Mode is: A*(B:0xcd).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U189/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U189/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U156/tmp_product, operation Mode is: A2*(B:0x287).\n",
      "DSP Report: register data_0_val_read_reg_203647_reg is absorbed into DSP mul_16s_11ns_26_1_1_U156/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U156/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U156/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U164/tmp_product, operation Mode is: A*(B:0x3ffac).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U164/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U164/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U169/tmp_product, operation Mode is: A2*(B:0x3fd6f).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_11s_26_1_1_U169/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U169/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U169/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U116/tmp_product, operation Mode is: A*(B:0x175).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U116/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U116/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U151/tmp_product, operation Mode is: A*(B:0x3fd5e).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U151/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U151/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U202/tmp_product, operation Mode is: A2*(B:0x387).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_11ns_26_1_1_U202/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U202/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U202/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U117/tmp_product, operation Mode is: A2*(B:0x17d).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U117/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U117/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U117/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U35/tmp_product, operation Mode is: A*(B:0x302).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U35/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U236/tmp_product, operation Mode is: A*(B:0xa7).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U236/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U236/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_5ns_21_1_1_U130/tmp_product, operation Mode is: A*(B:0xd).\n",
      "DSP Report: operator mul_16s_5ns_21_1_1_U130/tmp_product is absorbed into DSP mul_16s_5ns_21_1_1_U130/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U95/tmp_product, operation Mode is: A2*(B:0x3fea6).\n",
      "DSP Report: register sext_ln70_309_reg_203940_reg is absorbed into DSP mul_16s_10s_26_1_1_U95/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U95/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U95/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U208/tmp_product, operation Mode is: A*(B:0x3ff2b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U208/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U208/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U28/tmp_product, operation Mode is: A2*(B:0x3fe2f).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10s_26_1_1_U28/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U28/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U30/tmp_product, operation Mode is: A*(B:0x3ff89).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U30/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U30/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U193/tmp_product, operation Mode is: A*(B:0x6f).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U193/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U193/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U226/tmp_product, operation Mode is: A2*(B:0x3fcbf).\n",
      "DSP Report: register sext_ln70_305_reg_203895_reg is absorbed into DSP mul_16s_11s_26_1_1_U226/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U226/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U226/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U31/tmp_product, operation Mode is: A*(B:0x224).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U31/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U61/tmp_product, operation Mode is: A2*(B:0x3fef5).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_10s_26_1_1_U61/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U61/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U61/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U29/tmp_product, operation Mode is: A2*(B:0x1de).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U29/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U29/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_6ns_22_1_1_U42/tmp_product, operation Mode is: A*(B:0x17).\n",
      "DSP Report: operator mul_16s_6ns_22_1_1_U42/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U42/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U22/tmp_product, operation Mode is: A*(B:0x93).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U22/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U22/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U228/tmp_product, operation Mode is: A2*(B:0x244).\n",
      "DSP Report: register sext_ln70_317_reg_204062_reg is absorbed into DSP mul_16s_11ns_26_1_1_U228/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U228/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U228/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U148/tmp_product, operation Mode is: A*(B:0x3ffcd).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U148/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U148/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U143/tmp_product, operation Mode is: A*(B:0x3ff98).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U143/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U143/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U159/tmp_product, operation Mode is: A2*(B:0x3fee7).\n",
      "DSP Report: register sext_ln70_317_reg_204062_reg is absorbed into DSP mul_16s_10s_26_1_1_U159/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U159/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U159/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12ns_26_1_1_U209/tmp_product, operation Mode is: A2*(B:0x78c).\n",
      "DSP Report: register sext_ln70_314_reg_203992_reg is absorbed into DSP mul_16s_12ns_26_1_1_U209/tmp_product.\n",
      "DSP Report: operator mul_16s_12ns_26_1_1_U209/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U209/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U84/tmp_product, operation Mode is: A*(B:0x3ff86).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U84/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U84/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U38/tmp_product, operation Mode is: A2*(B:0x3fe3d).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10s_26_1_1_U38/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U38/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U154/tmp_product, operation Mode is: A*(B:0xd5).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U154/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U154/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U56/tmp_product, operation Mode is: A*(B:0x3fe7b).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U56/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U56/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U99/tmp_product, operation Mode is: A*(B:0x3fc9a).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U99/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U99/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U132/tmp_product, operation Mode is: A*(B:0xc9).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U132/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U132/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U16/tmp_product, operation Mode is: A2*(B:0x3fd2a).\n",
      "DSP Report: register data_0_val_read_reg_203647_reg is absorbed into DSP mul_16s_11s_26_1_1_U16/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U16/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U16/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U174/tmp_product, operation Mode is: A*(B:0x3ff1b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U174/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U174/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U45/tmp_product, operation Mode is: A*(B:0xdb).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U45/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U45/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U175/tmp_product, operation Mode is: A*(B:0x1b8).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U175/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U175/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U188/tmp_product, operation Mode is: A*(B:0x3fd3e).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U188/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U188/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U201/tmp_product, operation Mode is: A*(B:0x1ee).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U201/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U201/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U18/tmp_product, operation Mode is: A*(B:0xd2).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U18/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U18/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U114/tmp_product, operation Mode is: A2*(B:0x3fdd1).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_11s_26_1_1_U114/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U114/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U114/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U26/tmp_product, operation Mode is: A*(B:0x3ff22).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U26/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U26/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U217/tmp_product, operation Mode is: A*(B:0x3feae).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U217/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U217/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U181/tmp_product, operation Mode is: A*(B:0x3feb0).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U181/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U181/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U103/tmp_product, operation Mode is: A*(B:0x3fe7c).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U103/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U103/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U144/tmp_product, operation Mode is: A*(B:0x3ff0b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U144/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U144/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U98/tmp_product, operation Mode is: A2*(B:0x3fecb).\n",
      "DSP Report: register sext_ln70_305_reg_203895_reg is absorbed into DSP mul_16s_10s_26_1_1_U98/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U98/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U98/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U150/tmp_product, operation Mode is: A2*(B:0x3fe8c).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10s_26_1_1_U150/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U150/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U150/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U107/tmp_product, operation Mode is: A*(B:0x3fe34).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U107/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U107/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U171/tmp_product, operation Mode is: A2*(B:0x3fea7).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10s_26_1_1_U171/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U171/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U171/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U44/tmp_product, operation Mode is: A2*(B:0x11c).\n",
      "DSP Report: register data_0_val_read_reg_203647_reg is absorbed into DSP mul_16s_10ns_26_1_1_U44/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U44/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U39/tmp_product, operation Mode is: A*(B:0x3fd5c).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U39/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U90/tmp_product, operation Mode is: A*(B:0x163).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U90/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U90/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7s_23_1_1_U172/tmp_product, operation Mode is: A*(B:0x3ffd7).\n",
      "DSP Report: operator mul_16s_7s_23_1_1_U172/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U172/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U108/tmp_product, operation Mode is: A2*(B:0x3fe42).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10s_26_1_1_U108/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U108/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U108/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U141/tmp_product, operation Mode is: A*(B:0xd5).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U141/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U141/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U215/tmp_product, operation Mode is: A*(B:0x3fdf9).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U215/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U215/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U58/tmp_product, operation Mode is: A*(B:0x3fc36).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U58/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U155/tmp_product, operation Mode is: A*(B:0x3ff9f).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U155/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U155/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U157/tmp_product, operation Mode is: A2*(B:0x3fec5).\n",
      "DSP Report: register sext_ln70_305_reg_203895_reg is absorbed into DSP mul_16s_10s_26_1_1_U157/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U157/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U157/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U36/tmp_product, operation Mode is: A*(B:0x3fb88).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U36/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U36/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U177/tmp_product, operation Mode is: A2*(B:0x3feb6).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_10s_26_1_1_U177/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U177/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U177/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U168/tmp_product, operation Mode is: A2*(B:0x3fd92).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_11s_26_1_1_U168/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U168/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U168/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12ns_26_1_1_U119/tmp_product, operation Mode is: A*(B:0x454).\n",
      "DSP Report: operator mul_16s_12ns_26_1_1_U119/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U119/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U147/tmp_product, operation Mode is: A*(B:0x3feb5).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U147/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U147/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U238/tmp_product, operation Mode is: A*(B:0xcd).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U238/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U238/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U149/tmp_product, operation Mode is: A*(B:0xb4).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U149/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U149/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U60/tmp_product, operation Mode is: A2*(B:0x3fdd6).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_11s_26_1_1_U60/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U60/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U60/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U123/tmp_product, operation Mode is: A*(B:0x3ff4b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U123/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U123/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U49/tmp_product, operation Mode is: A*(B:0x1ab).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U49/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U24/tmp_product, operation Mode is: A*(B:0x10b).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U24/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U27/tmp_product, operation Mode is: A*(B:0x3fea7).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U27/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U133/tmp_product, operation Mode is: A*(B:0x3ff27).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U133/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U133/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U105/tmp_product, operation Mode is: A2*(B:0x174).\n",
      "DSP Report: register sext_ln70_314_reg_203992_reg is absorbed into DSP mul_16s_10ns_26_1_1_U105/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U105/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U105/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U219/tmp_product, operation Mode is: A2*(B:0x3fe03).\n",
      "DSP Report: register sext_ln70_317_reg_204062_reg is absorbed into DSP mul_16s_10s_26_1_1_U219/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U219/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U219/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U78/tmp_product, operation Mode is: A2*(B:0x251).\n",
      "DSP Report: register data_0_val_read_reg_203647_reg is absorbed into DSP mul_16s_11ns_26_1_1_U78/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U78/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U78/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U187/tmp_product, operation Mode is: A2*(B:0x3fdc8).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_11s_26_1_1_U187/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U187/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U187/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U194/tmp_product, operation Mode is: A2*(B:0x25a).\n",
      "DSP Report: register sext_ln70_314_reg_203992_reg is absorbed into DSP mul_16s_11ns_26_1_1_U194/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U194/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U194/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U20/tmp_product, operation Mode is: A*(B:0x3febd).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U20/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U92/tmp_product, operation Mode is: A*(B:0x2b2).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U92/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U92/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U13/tmp_product, operation Mode is: A*(B:0x10f).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U13/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U13/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U71/tmp_product, operation Mode is: A*(B:0x3fda2).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U71/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U71/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U9/tmp_product, operation Mode is: A*(B:0x3fec7).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U9/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U9/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U216/tmp_product, operation Mode is: A*(B:0x3fee6).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U216/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U216/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U179/tmp_product, operation Mode is: A*(B:0x3fe33).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U179/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U179/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U1/tmp_product, operation Mode is: A*(B:0x3fe8f).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U1/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U1/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U77/tmp_product, operation Mode is: A2*(B:0x3fe91).\n",
      "DSP Report: register sext_ln70_285_reg_203741_reg is absorbed into DSP mul_16s_10s_26_1_1_U77/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U77/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U77/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U178/tmp_product, operation Mode is: A*(B:0x3fe76).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U178/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U178/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U73/tmp_product, operation Mode is: A*(B:0x5e).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U73/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U73/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U8/tmp_product, operation Mode is: A2*(B:0x3fe1e).\n",
      "DSP Report: register data_0_val_read_reg_203647_reg is absorbed into DSP mul_16s_10s_26_1_1_U8/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U8/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U8/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U65/tmp_product, operation Mode is: A2*(B:0x149).\n",
      "DSP Report: register sext_ln70_312_reg_203956_reg is absorbed into DSP mul_16s_10ns_26_1_1_U65/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U65/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U65/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U97/tmp_product, operation Mode is: A2*(B:0x30c).\n",
      "DSP Report: register data_1_val_read_reg_203641_reg is absorbed into DSP mul_16s_11ns_26_1_1_U97/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U97/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U97/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U192/tmp_product, operation Mode is: A*(B:0x3fe87).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U192/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U192/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U129/tmp_product, operation Mode is: A*(B:0xc7).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U129/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U129/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12ns_26_1_1_U140/tmp_product, operation Mode is: A2*(B:0x5e6).\n",
      "DSP Report: register sext_ln70_314_reg_203992_reg is absorbed into DSP mul_16s_12ns_26_1_1_U140/tmp_product.\n",
      "DSP Report: operator mul_16s_12ns_26_1_1_U140/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U140/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U118/tmp_product, operation Mode is: A2*(B:0x19a).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U118/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U118/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U118/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U110/tmp_product, operation Mode is: A*(B:0xb9).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U110/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U110/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U229/tmp_product, operation Mode is: A2*(B:0x1f2).\n",
      "DSP Report: register data_1_val_read_reg_203641_reg is absorbed into DSP mul_16s_10ns_26_1_1_U229/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U229/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U229/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U223/tmp_product, operation Mode is: A*(B:0x12e).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U223/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U223/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U170/tmp_product, operation Mode is: A*(B:0x3fde8).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U170/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U170/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U80/tmp_product, operation Mode is: A*(B:0x3fed6).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U80/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U80/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U115/tmp_product, operation Mode is: A*(B:0x3fe73).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U115/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U115/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U70/tmp_product, operation Mode is: A2*(B:0x1d2).\n",
      "DSP Report: register data_0_val_read_reg_203647_reg is absorbed into DSP mul_16s_10ns_26_1_1_U70/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U70/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U70/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U19/tmp_product, operation Mode is: A*(B:0x3fea9).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U19/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U203/tmp_product, operation Mode is: A*(B:0x3fe7c).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U203/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U203/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U207/tmp_product, operation Mode is: A*(B:0x112).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U207/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U207/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U79/tmp_product, operation Mode is: A*(B:0x3ffac).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U79/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U79/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U88/tmp_product, operation Mode is: A2*(B:0x3fe8a).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10s_26_1_1_U88/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U88/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U88/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U11/tmp_product, operation Mode is: A*(B:0x65).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U11/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U11/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U190/tmp_product, operation Mode is: A*(B:0x3fe38).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U190/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U190/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U135/tmp_product, operation Mode is: A*(B:0x3fe0f).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U135/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U135/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U54/tmp_product, operation Mode is: A*(B:0x3fc60).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U54/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U121/tmp_product, operation Mode is: A*(B:0x9d).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U121/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U121/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U47/tmp_product, operation Mode is: A*(B:0xbb).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U47/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U47/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8ns_24_1_1_U182/tmp_product, operation Mode is: A*(B:0x5d).\n",
      "DSP Report: operator mul_16s_8ns_24_1_1_U182/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U182/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U138/tmp_product, operation Mode is: A2*(B:0x3fde6).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_11s_26_1_1_U138/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U138/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U138/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U2/tmp_product, operation Mode is: A*(B:0xfb).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U2/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U2/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U191/tmp_product, operation Mode is: A*(B:0x3fe3b).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U191/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U191/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U111/tmp_product, operation Mode is: A*(B:0x3fcc8).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U111/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U111/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U225/tmp_product, operation Mode is: A2*(B:0x11f).\n",
      "DSP Report: register sext_ln70_285_reg_203741_reg is absorbed into DSP mul_16s_10ns_26_1_1_U225/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U225/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U225/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U128/tmp_product, operation Mode is: A2*(B:0x146).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U128/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U128/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U128/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U12/tmp_product, operation Mode is: A*(B:0x3fe94).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U12/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U139/tmp_product, operation Mode is: A*(B:0x3ff5b).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U139/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U139/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U220/tmp_product, operation Mode is: A2*(B:0x14b).\n",
      "DSP Report: register sext_ln70_305_reg_203895_reg is absorbed into DSP mul_16s_10ns_26_1_1_U220/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U220/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U220/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U63/tmp_product, operation Mode is: A*(B:0x111).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U63/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U63/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U109/tmp_product, operation Mode is: A*(B:0x3fe46).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U109/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U109/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U184/tmp_product, operation Mode is: A2*(B:0x3fddb).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_11s_26_1_1_U184/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U184/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U184/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U34/tmp_product, operation Mode is: A*(B:0x3fe65).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U34/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U89/tmp_product, operation Mode is: A*(B:0x3fda0).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U89/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U89/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U112/tmp_product, operation Mode is: A*(B:0x253).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U112/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U112/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U142/tmp_product, operation Mode is: A*(B:0x179).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U142/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U142/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U152/tmp_product, operation Mode is: A2*(B:0x14d).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U152/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U152/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U152/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U52/tmp_product, operation Mode is: A*(B:0x3fe6f).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U52/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U120/tmp_product, operation Mode is: A*(B:0x157).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U120/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U120/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U113/tmp_product, operation Mode is: A*(B:0x244).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U113/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U113/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U158/tmp_product, operation Mode is: A*(B:0x3feb4).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U158/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U158/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U102/tmp_product, operation Mode is: A2*(B:0x193).\n",
      "DSP Report: register sext_ln70_305_reg_203895_reg is absorbed into DSP mul_16s_10ns_26_1_1_U102/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U102/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U102/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U57/tmp_product, operation Mode is: A2*(B:0x27f).\n",
      "DSP Report: register data_0_val_read_reg_203647_reg is absorbed into DSP mul_16s_11ns_26_1_1_U57/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U57/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U59/tmp_product, operation Mode is: A*(B:0x9b).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U59/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U59/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U199/tmp_product, operation Mode is: A*(B:0x3ff0a).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U199/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U199/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U104/tmp_product, operation Mode is: A2*(B:0x289).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_11ns_26_1_1_U104/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U104/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U104/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U126/tmp_product, operation Mode is: A*(B:0x1c4).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U126/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U126/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U125/tmp_product, operation Mode is: A*(B:0x3fe88).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U125/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U125/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U46/tmp_product, operation Mode is: A*(B:0x316).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U46/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U163/tmp_product, operation Mode is: A2*(B:0x20f).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_11ns_26_1_1_U163/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U163/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U163/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U146/tmp_product, operation Mode is: A*(B:0x3fe6a).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U146/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U146/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U210/tmp_product, operation Mode is: A*(B:0x3fe66).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U210/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U210/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U196/tmp_product, operation Mode is: A*(B:0x19b).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U196/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U196/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U4/tmp_product, operation Mode is: A*(B:0x1e9).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U4/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U4/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U82/tmp_product, operation Mode is: A*(B:0x3ff50).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U82/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U82/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U237/tmp_product, operation Mode is: A2*(B:0x22f).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_11ns_26_1_1_U237/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U237/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U237/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U136/tmp_product, operation Mode is: A*(B:0x115).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U136/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U136/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U17/tmp_product, operation Mode is: A*(B:0xdd).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U17/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U17/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U185/tmp_product, operation Mode is: A2*(B:0x271).\n",
      "DSP Report: register data_0_val_read_reg_203647_reg is absorbed into DSP mul_16s_11ns_26_1_1_U185/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U185/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U185/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U231/tmp_product, operation Mode is: A2*(B:0x163).\n",
      "DSP Report: register sext_ln70_314_reg_203992_reg is absorbed into DSP mul_16s_10ns_26_1_1_U231/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U231/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U231/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U72/tmp_product, operation Mode is: A2*(B:0x3fca6).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_11s_26_1_1_U72/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U72/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U72/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U200/tmp_product, operation Mode is: A*(B:0x3fea1).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U200/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U200/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_12s_26_1_1_U40/tmp_product, operation Mode is: A*(B:0x3fab5).\n",
      "DSP Report: operator mul_16s_12s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U40/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U166/tmp_product, operation Mode is: A*(B:0xe6).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U166/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U166/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U83/tmp_product, operation Mode is: A2*(B:0x112).\n",
      "DSP Report: register sext_ln70_285_reg_203741_reg is absorbed into DSP mul_16s_10ns_26_1_1_U83/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U83/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U83/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U137/tmp_product, operation Mode is: A2*(B:0x3fdb1).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_11s_26_1_1_U137/tmp_product.\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U137/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U137/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U33/tmp_product, operation Mode is: A*(B:0x198).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U33/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U167/tmp_product, operation Mode is: A*(B:0x3ff32).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U167/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U167/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U227/tmp_product, operation Mode is: A*(B:0x156).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U227/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U227/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U50/tmp_product, operation Mode is: A*(B:0x3ff18).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U50/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U50/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U10/tmp_product, operation Mode is: A*(B:0x3fcd7).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U10/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U6/tmp_product, operation Mode is: A*(B:0x3ff3e).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U6/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U6/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_8s_24_1_1_U145/tmp_product, operation Mode is: A*(B:0x3ff9b).\n",
      "DSP Report: operator mul_16s_8s_24_1_1_U145/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U145/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U53/tmp_product, operation Mode is: A2*(B:0x224).\n",
      "DSP Report: register sext_ln70_305_reg_203895_reg is absorbed into DSP mul_16s_11ns_26_1_1_U53/tmp_product.\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U53/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U87/tmp_product, operation Mode is: A2*(B:0x1dd).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U87/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U87/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U87/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U25/tmp_product, operation Mode is: A2*(B:0x191).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U25/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U25/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U165/tmp_product, operation Mode is: A*(B:0x3fea8).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U165/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U165/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U224/tmp_product, operation Mode is: A*(B:0x252).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U224/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U224/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U67/tmp_product, operation Mode is: A*(B:0x1af).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U67/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U67/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U221/tmp_product, operation Mode is: A*(B:0x26d).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U221/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U221/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9s_25_1_1_U186/tmp_product, operation Mode is: A*(B:0x3ff3a).\n",
      "DSP Report: operator mul_16s_9s_25_1_1_U186/tmp_product is absorbed into DSP mul_16s_9s_25_1_1_U186/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U161/tmp_product, operation Mode is: A*(B:0x1c5).\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U161/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U161/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U204/tmp_product, operation Mode is: A*(B:0x3fe3d).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U204/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U204/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_7ns_23_1_1_U173/tmp_product, operation Mode is: A*(B:0x25).\n",
      "DSP Report: operator mul_16s_7ns_23_1_1_U173/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U173/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U62/tmp_product, operation Mode is: A*(B:0x3fecb).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U62/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U62/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11s_26_1_1_U195/tmp_product, operation Mode is: A*(B:0x3fd89).\n",
      "DSP Report: operator mul_16s_11s_26_1_1_U195/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U195/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U206/tmp_product, operation Mode is: A2*(B:0x1a4).\n",
      "DSP Report: register sext_ln70_285_reg_203741_reg is absorbed into DSP mul_16s_10ns_26_1_1_U206/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U206/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U206/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U32/tmp_product, operation Mode is: A2*(B:0x14c).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U32/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U32/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U222/tmp_product, operation Mode is: A*(B:0x21a).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U222/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U222/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U41/tmp_product, operation Mode is: A*(B:0x3fe0b).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U41/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U3/tmp_product, operation Mode is: A*(B:0x3fe0e).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U3/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U3/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_9ns_25_1_1_U218/tmp_product, operation Mode is: A*(B:0xb3).\n",
      "DSP Report: operator mul_16s_9ns_25_1_1_U218/tmp_product is absorbed into DSP mul_16s_9ns_25_1_1_U218/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U232/tmp_product, operation Mode is: A2*(B:0x3febc).\n",
      "DSP Report: register sext_ln42_251_reg_203714_reg is absorbed into DSP mul_16s_10s_26_1_1_U232/tmp_product.\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U232/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U232/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10ns_26_1_1_U14/tmp_product, operation Mode is: A2*(B:0x165).\n",
      "DSP Report: register data_2_val_read_reg_203635_reg is absorbed into DSP mul_16s_10ns_26_1_1_U14/tmp_product.\n",
      "DSP Report: operator mul_16s_10ns_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_10ns_26_1_1_U14/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_11ns_26_1_1_U68/tmp_product, operation Mode is: A*(B:0x2a0).\n",
      "DSP Report: operator mul_16s_11ns_26_1_1_U68/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U68/tmp_product.\n",
      "DSP Report: Generating DSP mul_16s_10s_26_1_1_U233/tmp_product, operation Mode is: A*(B:0x3fe66).\n",
      "DSP Report: operator mul_16s_10s_26_1_1_U233/tmp_product is absorbed into DSP mul_16s_10s_26_1_1_U233/tmp_product.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:18 . Memory (MB): peak = 3152.922 ; gain = 1518.336 ; free physical = 539 ; free virtual = 20901\n",
      "---------------------------------------------------------------------------------\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1089/tmp_product_28f : 0 0 : 1505 1505 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1090/tmp_product_294 : 0 0 : 1505 1505 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product_291 : 0 0 : 1505 1505 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1092/tmp_product_292 : 0 0 : 1505 1505 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1093/tmp_product_293 : 0 0 : 1505 1505 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_12ns_26_1_1_U119/tmp_product_330 : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_12s_26_1_1_U106/tmp_product_2df : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_12s_26_1_1_U198/tmp_product_2cc : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_12s_26_1_1_U36/tmp_product_32a : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_12s_26_1_1_U40/tmp_product_38b : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_12s_26_1_1_U691/tmp_product_6b : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_12s_26_1_1_U814/tmp_product_284 : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_12s_26_1_1_U829/tmp_product_282 : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_12s_26_1_1_U880/tmp_product_1c4 : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_12s_26_1_1_U898/tmp_product_20f : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_12s_26_1_1_U931/tmp_product_214 : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_12s_26_1_1_U977/tmp_product_1b0 : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_12s_26_1_1_U983/tmp_product_20c : 0 0 : 685 685 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U100/tmp_product_2d8 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U101/tmp_product_2db : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U112/tmp_product_36e : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U113/tmp_product_373 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U212/tmp_product_2e1 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U221/tmp_product_39a : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U222/tmp_product_3a8 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U224/tmp_product_39c : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U31/tmp_product_2ff : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U35/tmp_product_2f6 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_11ns_26_1_1_U364/tmp_product_14f : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_11ns_26_1_1_U371/tmp_product_192 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_11ns_26_1_1_U381/tmp_product_164 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11ns_26_1_1_U418/tmp_product_90 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11ns_26_1_1_U440/tmp_product_9f : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11ns_26_1_1_U455/tmp_product_100 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U46/tmp_product_37b : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11ns_26_1_1_U462/tmp_product_e8 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11ns_26_1_1_U548/tmp_product_129 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_11ns_26_1_1_U593/tmp_product_161 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_11ns_26_1_1_U609/tmp_product_19c : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U68/tmp_product_3ab : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U771/tmp_product_27b : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U790/tmp_product_21a : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U808/tmp_product_210 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U813/tmp_product_238 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U819/tmp_product_28b : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U826/tmp_product_1ea : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U844/tmp_product_1c7 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U845/tmp_product_1f2 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U850/tmp_product_1e7 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U86/tmp_product_2c9 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U861/tmp_product_1d4 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U865/tmp_product_24f : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U881/tmp_product_1c3 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U897/tmp_product_203 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U905/tmp_product_26f : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U911/tmp_product_27d : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U916/tmp_product_28c : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U92/tmp_product_342 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U927/tmp_product_240 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U951/tmp_product_218 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U959/tmp_product_1c6 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U961/tmp_product_1b3 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U968/tmp_product_274 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U971/tmp_product_277 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U973/tmp_product_28a : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11ns_26_1_1_U976/tmp_product_1f0 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U10/tmp_product_393 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U111/tmp_product_361 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U151/tmp_product_2f1 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U170/tmp_product_352 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U188/tmp_product_315 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U195/tmp_product_3a2 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U211/tmp_product_2d5 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U215/tmp_product_325 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11s_26_1_1_U286/tmp_product_e1 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11s_26_1_1_U322/tmp_product_4d : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11s_26_1_1_U332/tmp_product_2a : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11s_26_1_1_U350/tmp_product_2c : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U39/tmp_product_321 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_11s_26_1_1_U408/tmp_product_18e : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_11s_26_1_1_U451/tmp_product_180 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_11s_26_1_1_U473/tmp_product_16b : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_11s_26_1_1_U493/tmp_product_173 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_11s_26_1_1_U496/tmp_product_14b : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U5/tmp_product_2d0 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11s_26_1_1_U523/tmp_product_28 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U54/tmp_product_359 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11s_26_1_1_U562/tmp_product_3f : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U58/tmp_product_324 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_11s_26_1_1_U585/tmp_product_171 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11s_26_1_1_U597/tmp_product_125 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U64/tmp_product_2ce : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_11s_26_1_1_U661/tmp_product_cb : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_11s_26_1_1_U663/tmp_product_190 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U71/tmp_product_340 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U770/tmp_product_280 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U772/tmp_product_22f : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U784/tmp_product_1cd : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U800/tmp_product_1b4 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U804/tmp_product_1e3 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U811/tmp_product_230 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U816/tmp_product_283 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U824/tmp_product_1f8 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U835/tmp_product_21b : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U843/tmp_product_1bf : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U848/tmp_product_27a : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U849/tmp_product_1c1 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U854/tmp_product_26b : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U860/tmp_product_20d : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U868/tmp_product_215 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U875/tmp_product_20e : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U876/tmp_product_1e8 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U877/tmp_product_265 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U89/tmp_product_36f : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U892/tmp_product_217 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U907/tmp_product_268 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U914/tmp_product_1be : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U925/tmp_product_1d3 : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U929/tmp_product_27e : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U980/tmp_product_26a : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_11s_26_1_1_U986/tmp_product_1cf : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U99/tmp_product_30a : 0 0 : 489 489 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U116/tmp_product_2f2 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U120/tmp_product_374 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U126/tmp_product_37d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U127/tmp_product_2e0 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U13/tmp_product_341 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U136/tmp_product_386 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U142/tmp_product_36d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U153/tmp_product_2e3 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U161/tmp_product_3a0 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U175/tmp_product_316 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U196/tmp_product_381 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U201/tmp_product_314 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U207/tmp_product_355 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U223/tmp_product_353 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U227/tmp_product_395 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U235/tmp_product_2e5 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U24/tmp_product_334 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U274/tmp_product_ee : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U276/tmp_product_18d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U278/tmp_product_8f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U279/tmp_product_32 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U280/tmp_product_94 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U292/tmp_product_30 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U298/tmp_product_1aa : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U300/tmp_product_58 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U301/tmp_product_18 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U306/tmp_product_166 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U308/tmp_product_b5 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U317/tmp_product_75 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U321/tmp_product_127 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U33/tmp_product_38f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U335/tmp_product_7e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U338/tmp_product_17d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U339/tmp_product_56 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U340/tmp_product_7f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U341/tmp_product_2 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U349/tmp_product_157 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U355/tmp_product_175 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U357/tmp_product_fd : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U362/tmp_product_126 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U366/tmp_product_12 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U370/tmp_product_a0 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U378/tmp_product_9d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U391/tmp_product_128 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U396/tmp_product_172 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U397/tmp_product_10e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U398/tmp_product_165 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U4/tmp_product_380 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U402/tmp_product_10 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U404/tmp_product_13 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U414/tmp_product_10f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U415/tmp_product_186 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U417/tmp_product_162 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U419/tmp_product_11 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U422/tmp_product_e2 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U423/tmp_product_174 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U424/tmp_product_17a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U427/tmp_product_169 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U431/tmp_product_d6 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U432/tmp_product_50 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U438/tmp_product_d7 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U441/tmp_product_e3 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U448/tmp_product_113 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U449/tmp_product_4c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_10ns_26_1_1_U457/tmp_product_14c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U458/tmp_product_e9 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U460/tmp_product_19f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U464/tmp_product_dc : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U467/tmp_product_ca : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U478/tmp_product_179 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_10ns_26_1_1_U479/tmp_product_140 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U483/tmp_product_119 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U486/tmp_product_db : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U49/tmp_product_335 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U508/tmp_product_40 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U510/tmp_product_19a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U511/tmp_product_19e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U515/tmp_product_2e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U516/tmp_product_18f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U519/tmp_product_43 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U527/tmp_product_15a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U528/tmp_product_184 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U529/tmp_product_11d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U532/tmp_product_196 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U534/tmp_product_4f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U537/tmp_product_4b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_10ns_26_1_1_U538/tmp_product_138 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U540/tmp_product_19d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U546/tmp_product_ce : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U552/tmp_product_5d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U556/tmp_product_158 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U557/tmp_product_c5 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U558/tmp_product_1a9 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U560/tmp_product_b3 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U564/tmp_product_2d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U569/tmp_product_cd : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U574/tmp_product_6a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U578/tmp_product_8e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U580/tmp_product_6e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U586/tmp_product_aa : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U588/tmp_product_93 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U589/tmp_product_59 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U590/tmp_product_19b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U614/tmp_product_16c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U615/tmp_product_bc : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U616/tmp_product_111 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U621/tmp_product_17 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U625/tmp_product_b2 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U628/tmp_product_cf : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U63/tmp_product_36b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U630/tmp_product_9c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U632/tmp_product_5 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U640/tmp_product_193 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U641/tmp_product_17e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U642/tmp_product_2b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U643/tmp_product_c1 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U646/tmp_product_4 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U652/tmp_product_b6 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U656/tmp_product_17b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_10ns_26_1_1_U658/tmp_product_13f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U659/tmp_product_15b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U66/tmp_product_2e9 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U660/tmp_product_114 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U664/tmp_product_35 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U669/tmp_product_89 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U67/tmp_product_39b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U670/tmp_product_19 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U673/tmp_product_1a0 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_10ns_26_1_1_U675/tmp_product_14a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U677/tmp_product_191 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U681/tmp_product_170 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U682/tmp_product_be : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_10ns_26_1_1_U686/tmp_product_14d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U688/tmp_product_110 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10ns_26_1_1_U692/tmp_product_9e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10ns_26_1_1_U695/tmp_product_15f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U782/tmp_product_1d5 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U786/tmp_product_1de : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U794/tmp_product_1c5 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U796/tmp_product_21e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U799/tmp_product_266 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U809/tmp_product_200 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U815/tmp_product_1b1 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U818/tmp_product_242 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U823/tmp_product_1d9 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U833/tmp_product_1fc : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U834/tmp_product_208 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U836/tmp_product_23c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U847/tmp_product_1dc : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U85/tmp_product_2d7 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U857/tmp_product_24c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U866/tmp_product_216 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U885/tmp_product_1ed : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U888/tmp_product_24a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U890/tmp_product_1d0 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U894/tmp_product_1d6 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U896/tmp_product_25e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U899/tmp_product_1af : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U90/tmp_product_320 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U901/tmp_product_24b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U903/tmp_product_1df : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U904/tmp_product_27c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U906/tmp_product_1ff : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U910/tmp_product_1eb : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U921/tmp_product_213 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U926/tmp_product_1e5 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U933/tmp_product_1bc : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U940/tmp_product_257 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U941/tmp_product_267 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U942/tmp_product_235 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U943/tmp_product_211 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U952/tmp_product_1da : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U954/tmp_product_1e1 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U955/tmp_product_26d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U957/tmp_product_1fe : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U960/tmp_product_1dd : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U964/tmp_product_232 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U965/tmp_product_20a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U972/tmp_product_1b5 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U979/tmp_product_286 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U982/tmp_product_285 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U984/tmp_product_1e0 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10ns_26_1_1_U985/tmp_product_231 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U1/tmp_product_346 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U103/tmp_product_318 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U107/tmp_product_31d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U109/tmp_product_36a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U115/tmp_product_350 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U12/tmp_product_367 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U124/tmp_product_2e2 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U125/tmp_product_37c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U135/tmp_product_35a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U146/tmp_product_383 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U147/tmp_product_32f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U158/tmp_product_372 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U165/tmp_product_39d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U176/tmp_product_2eb : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U178/tmp_product_344 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U179/tmp_product_33d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U181/tmp_product_319 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U19/tmp_product_357 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U190/tmp_product_35b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U191/tmp_product_362 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U192/tmp_product_34a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U20/tmp_product_343 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U200/tmp_product_38c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U203/tmp_product_356 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U204/tmp_product_39f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U210/tmp_product_382 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U214/tmp_product_2dd : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U216/tmp_product_33e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U217/tmp_product_31a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U23/tmp_product_2cf : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U233/tmp_product_3aa : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U234/tmp_product_2c4 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U27/tmp_product_333 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U284/tmp_product_11c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U285/tmp_product_160 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U293/tmp_product_199 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U297/tmp_product_2f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U3/tmp_product_3a6 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U302/tmp_product_7c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_10s_26_1_1_U304/tmp_product_14e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U309/tmp_product_80 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U310/tmp_product_6d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U315/tmp_product_bd : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U319/tmp_product_185 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U334/tmp_product_84 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U336/tmp_product_8b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U34/tmp_product_370 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U353/tmp_product_da : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U359/tmp_product_8c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U373/tmp_product_16a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U379/tmp_product_1a8 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U387/tmp_product_fb : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U388/tmp_product_42 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U41/tmp_product_3a7 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U413/tmp_product_cc : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U421/tmp_product_b4 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U446/tmp_product_85 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U447/tmp_product_f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U454/tmp_product_183 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U459/tmp_product_36 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U465/tmp_product_fe : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U476/tmp_product_11a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U477/tmp_product_41 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U490/tmp_product_1ab : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_10s_26_1_1_U491/tmp_product_13c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U495/tmp_product_5a : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U51/tmp_product_2e7 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U517/tmp_product_fc : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U52/tmp_product_375 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U536/tmp_product_109 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U541/tmp_product_76 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U542/tmp_product_67 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U551/tmp_product_197 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U553/tmp_product_e4 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U555/tmp_product_fa : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U56/tmp_product_30b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U561/tmp_product_7d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U573/tmp_product_167 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U576/tmp_product_31 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U577/tmp_product_d0 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U582/tmp_product_70 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_10s_26_1_1_U602/tmp_product_136 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U603/tmp_product_ff : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U612/tmp_product_57 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U617/tmp_product_1e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U62/tmp_product_3a3 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U629/tmp_product_11b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U634/tmp_product_69 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_10s_26_1_1_U635/tmp_product_137 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U636/tmp_product_176 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U648/tmp_product_c0 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U650/tmp_product_14 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U665/tmp_product_1ac : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_10s_26_1_1_U666/tmp_product_1a1 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U685/tmp_product_68 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U687/tmp_product_6f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U69/tmp_product_2ca : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U690/tmp_product_c9 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_10s_26_1_1_U696/tmp_product_101 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U7/tmp_product_2dc : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U74/tmp_product_2de : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U75/tmp_product_2d6 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U76/tmp_product_2cb : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U768/tmp_product_1d7 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U773/tmp_product_1ce : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U774/tmp_product_1ec : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U776/tmp_product_219 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U777/tmp_product_270 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U788/tmp_product_1e9 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U793/tmp_product_1b2 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U795/tmp_product_1c0 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U798/tmp_product_241 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U80/tmp_product_351 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U803/tmp_product_287 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U806/tmp_product_23d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U827/tmp_product_201 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U832/tmp_product_1c9 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U838/tmp_product_236 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U846/tmp_product_1e4 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U853/tmp_product_220 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U862/tmp_product_1f1 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U863/tmp_product_234 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U873/tmp_product_26e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U878/tmp_product_1bd : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U879/tmp_product_1fd : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U887/tmp_product_269 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U889/tmp_product_237 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U893/tmp_product_21c : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U895/tmp_product_22e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U9/tmp_product_33f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U912/tmp_product_23b : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U913/tmp_product_1db : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U920/tmp_product_275 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U93/tmp_product_2d1 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U934/tmp_product_21d : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U937/tmp_product_23e : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U938/tmp_product_250 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U944/tmp_product_209 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U946/tmp_product_1d2 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U950/tmp_product_239 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U953/tmp_product_281 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U956/tmp_product_27f : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U958/tmp_product_1c8 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U96/tmp_product_2ea : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U970/tmp_product_1b8 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_10s_26_1_1_U987/tmp_product_221 : 0 0 : 426 426 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1027/tmp_product_2a7 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1031/tmp_product_2ae : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1038/tmp_product_2b7 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1057/tmp_product_2bb : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1060/tmp_product_2a8 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11ns_26_1_1_U1064/tmp_product_2b4 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1026/tmp_product_2b1 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1029/tmp_product_29d : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1030/tmp_product_29f : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1032/tmp_product_2a9 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1035/tmp_product_2b0 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1037/tmp_product_2be : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1039/tmp_product_29b : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1041/tmp_product_2af : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1045/tmp_product_295 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1047/tmp_product_2ba : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1048/tmp_product_2a0 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1049/tmp_product_2a6 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1052/tmp_product_29e : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1054/tmp_product_2b9 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1055/tmp_product_2ab : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1058/tmp_product_299 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_11s_26_1_1_U1061/tmp_product_29a : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U104/tmp_product_37e : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U15/tmp_product_2d2 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U156/tmp_product_2ee : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U163/tmp_product_384 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U183/tmp_product_2ed : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U185/tmp_product_389 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U194/tmp_product_33c : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U202/tmp_product_2f8 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U228/tmp_product_303 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U237/tmp_product_387 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U53/tmp_product_397 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U57/tmp_product_379 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U78/tmp_product_33b : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U91/tmp_product_2d3 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11ns_26_1_1_U97/tmp_product_34b : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U114/tmp_product_31c : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U137/tmp_product_390 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U138/tmp_product_364 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U16/tmp_product_311 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U168/tmp_product_331 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U169/tmp_product_2f3 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U184/tmp_product_371 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U187/tmp_product_33a : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U213/tmp_product_2c6 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U226/tmp_product_300 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U60/tmp_product_337 : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_11s_26_1_1_U72/tmp_product_38d : 0 0 : 409 409 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1033/tmp_product_2a5 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1034/tmp_product_2ac : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1036/tmp_product_2b8 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1051/tmp_product_2bc : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1053/tmp_product_2b3 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10ns_26_1_1_U1062/tmp_product_2b2 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1040/tmp_product_2a4 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1042/tmp_product_2bf : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_10s_26_1_1_U1059/tmp_product_2a1 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U102/tmp_product_37a : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U105/tmp_product_339 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U117/tmp_product_2f7 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U118/tmp_product_34e : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U128/tmp_product_368 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U14/tmp_product_3ac : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U152/tmp_product_376 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U197/tmp_product_2cd : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U205/tmp_product_2d9 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U206/tmp_product_3a1 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U220/tmp_product_36c : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U225/tmp_product_369 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U229/tmp_product_354 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U231/tmp_product_388 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U25/tmp_product_39e : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U29/tmp_product_302 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U32/tmp_product_3a9 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U37/tmp_product_2c1 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U44/tmp_product_322 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U65/tmp_product_34c : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U70/tmp_product_358 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U81/tmp_product_2e6 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U83/tmp_product_391 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U87/tmp_product_396 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10ns_26_1_1_U94/tmp_product_2e4 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U108/tmp_product_327 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U134/tmp_product_2d4 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U150/tmp_product_31e : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U157/tmp_product_32b : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U159/tmp_product_307 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U171/tmp_product_323 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U177/tmp_product_329 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U180/tmp_product_2c7 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U219/tmp_product_338 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U232/tmp_product_3ad : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U28/tmp_product_2f9 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U38/tmp_product_30d : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U48/tmp_product_2c5 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U61/tmp_product_2fe : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U77/tmp_product_345 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U8/tmp_product_347 : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U88/tmp_product_35d : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U95/tmp_product_2fb : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_10s_26_1_1_U98/tmp_product_31f : 0 0 : 395 395 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1025/tmp_product_29c : 0 0 : 324 324 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1043/tmp_product_2aa : 0 0 : 324 324 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1044/tmp_product_297 : 0 0 : 324 324 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12ns_26_1_1_U1050/tmp_product_2bd : 0 0 : 324 324 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1028/tmp_product_2b6 : 0 0 : 324 324 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1046/tmp_product_2b5 : 0 0 : 324 324 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_12s_26_1_1_U1056/tmp_product_2ad : 0 0 : 324 324 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_12ns_26_1_1_U140/tmp_product_34f : 0 0 : 324 324 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_12ns_26_1_1_U209/tmp_product_306 : 0 0 : 324 324 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mult_577_reg_886273_reg_15c : 0 0 : 270 270 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB1 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121/mul_16s_9ns_25_1_1_U1063/tmp_product_2a3 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U110/tmp_product_34d : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U121/tmp_product_360 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U129/tmp_product_349 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U132/tmp_product_312 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U141/tmp_product_326 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U149/tmp_product_32d : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U154/tmp_product_30c : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U166/tmp_product_38a : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U17/tmp_product_385 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U18/tmp_product_313 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U189/tmp_product_2ef : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U2/tmp_product_363 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U21/tmp_product_2e8 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U218/tmp_product_3a5 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U22/tmp_product_304 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U230/tmp_product_2c0 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U236/tmp_product_2f5 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U238/tmp_product_32e : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9ns_25_1_1_U277/tmp_product_18b : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U281/tmp_product_b7 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U287/tmp_product_ab : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U289/tmp_product_3e : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9ns_25_1_1_U290/tmp_product_177 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U294/tmp_product_3c : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U299/tmp_product_4e : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U305/tmp_product_5f : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U314/tmp_product_82 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U324/tmp_product_e : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_9ns_25_1_1_U325/tmp_product_151 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U326/tmp_product_10c : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U329/tmp_product_e0 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U331/tmp_product_23 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U337/tmp_product_37 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_9ns_25_1_1_U343/tmp_product_131 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U344/tmp_product_121 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U347/tmp_product_bf : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U351/tmp_product_53 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U352/tmp_product_d8 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_9ns_25_1_1_U360/tmp_product_142 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9ns_25_1_1_U361/tmp_product_18c : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U372/tmp_product_12d : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U374/tmp_product_f7 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U377/tmp_product_d9 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U389/tmp_product_64 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9ns_25_1_1_U393/tmp_product_181 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U403/tmp_product_5e : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U430/tmp_product_8a : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U434/tmp_product_116 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U436/tmp_product_12b : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U439/tmp_product_eb : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U443/tmp_product_26 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U45/tmp_product_30f : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U461/tmp_product_104 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U469/tmp_product_39 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U47/tmp_product_35f : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9ns_25_1_1_U480/tmp_product_152 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U481/tmp_product_12a : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U482/tmp_product_12c : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U488/tmp_product_c7 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_9ns_25_1_1_U489/tmp_product_147 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U492/tmp_product_a9 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9ns_25_1_1_U497/tmp_product_17c : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9ns_25_1_1_U499/tmp_product_1a6 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U501/tmp_product_3d : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U505/tmp_product_24 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U507/tmp_product_ea : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U518/tmp_product_dd : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U526/tmp_product_f8 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9ns_25_1_1_U539/tmp_product_153 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U543/tmp_product_87 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U545/tmp_product_77 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U55/tmp_product_2c2 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9ns_25_1_1_U550/tmp_product_188 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U565/tmp_product_f3 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U575/tmp_product_9 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U579/tmp_product_96 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U581/tmp_product_b8 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U583/tmp_product_f4 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U584/tmp_product_ac : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9ns_25_1_1_U59/tmp_product_378 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U592/tmp_product_9b : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U604/tmp_product_b0 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U605/tmp_product_45 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U608/tmp_product_65 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U618/tmp_product_4a : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U623/tmp_product_3b : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U627/tmp_product_9a : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9ns_25_1_1_U639/tmp_product_17f : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U644/tmp_product_118 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U649/tmp_product_105 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U655/tmp_product_f9 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U662/tmp_product_27 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_9ns_25_1_1_U672/tmp_product_130 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U674/tmp_product_1f : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U678/tmp_product_60 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U684/tmp_product_25 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U689/tmp_product_73 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U693/tmp_product_78 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9ns_25_1_1_U694/tmp_product_d2 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U769/tmp_product_22a : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U775/tmp_product_205 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U779/tmp_product_246 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U785/tmp_product_28d : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U791/tmp_product_254 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U801/tmp_product_25c : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U807/tmp_product_255 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U812/tmp_product_204 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U817/tmp_product_1d8 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U821/tmp_product_256 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U825/tmp_product_271 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U830/tmp_product_212 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U840/tmp_product_253 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U841/tmp_product_1f3 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U856/tmp_product_1cc : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U858/tmp_product_1ef : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U869/tmp_product_229 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U871/tmp_product_25d : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U872/tmp_product_245 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U883/tmp_product_25b : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U884/tmp_product_263 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U900/tmp_product_258 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U902/tmp_product_1c2 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U908/tmp_product_1f7 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U917/tmp_product_1ba : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U918/tmp_product_20b : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U923/tmp_product_225 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U928/tmp_product_226 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U930/tmp_product_1b7 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U932/tmp_product_223 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U935/tmp_product_1e6 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U939/tmp_product_1f6 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U945/tmp_product_244 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U949/tmp_product_22c : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U962/tmp_product_25f : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U966/tmp_product_26c : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9ns_25_1_1_U988/tmp_product_276 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U122/tmp_product_2c8 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U123/tmp_product_336 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U131/tmp_product_2ec : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U133/tmp_product_332 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U139/tmp_product_366 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U144/tmp_product_317 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U162/tmp_product_2c3 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U167/tmp_product_38e : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U174/tmp_product_310 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U186/tmp_product_399 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U199/tmp_product_377 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U208/tmp_product_2fa : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U26/tmp_product_31b : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_9s_25_1_1_U275/tmp_product_143 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U295/tmp_product_1b : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U307/tmp_product_49 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_9s_25_1_1_U316/tmp_product_135 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U318/tmp_product_46 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U323/tmp_product_20 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U327/tmp_product_b1 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9s_25_1_1_U328/tmp_product_163 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U330/tmp_product_d1 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9s_25_1_1_U342/tmp_product_159 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9s_25_1_1_U346/tmp_product_16e : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U356/tmp_product_1a : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U363/tmp_product_115 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U365/tmp_product_66 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U367/tmp_product_10d : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9s_25_1_1_U368/tmp_product_154 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9s_25_1_1_U369/tmp_product_1a7 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U383/tmp_product_86 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U385/tmp_product_8 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U394/tmp_product_c6 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U401/tmp_product_52 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9s_25_1_1_U405/tmp_product_195 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U411/tmp_product_ad : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U412/tmp_product_108 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U420/tmp_product_120 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U437/tmp_product_91 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U453/tmp_product_c8 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U456/tmp_product_1c : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U463/tmp_product_6 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U475/tmp_product_a2 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U498/tmp_product_10a : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U50/tmp_product_394 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U512/tmp_product_92 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U513/tmp_product_54 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U514/tmp_product_38 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U531/tmp_product_7b : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U563/tmp_product_d : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_9s_25_1_1_U568/tmp_product_13b : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U587/tmp_product_bb : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U596/tmp_product_11f : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U6/tmp_product_392 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9s_25_1_1_U601/tmp_product_198 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U620/tmp_product_a1 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U624/tmp_product_72 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9s_25_1_1_U631/tmp_product_194 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U645/tmp_product_44 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U651/tmp_product_3a : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U653/tmp_product_ec : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U657/tmp_product_55 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_9s_25_1_1_U671/tmp_product_16d : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_9s_25_1_1_U679/tmp_product_146 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U680/tmp_product_d4 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_9s_25_1_1_U683/tmp_product_f2 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U778/tmp_product_25a : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U810/tmp_product_259 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_9s_25_1_1_U82/tmp_product_37f : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U820/tmp_product_22b : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U822/tmp_product_224 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U828/tmp_product_23f : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U855/tmp_product_1bb : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U859/tmp_product_207 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U864/tmp_product_24d : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U909/tmp_product_202 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U947/tmp_product_279 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U948/tmp_product_289 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U963/tmp_product_1d1 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U967/tmp_product_24e : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_9s_25_1_1_U981/tmp_product_1b9 : 0 0 : 264 264 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8ns_24_1_1_U11/tmp_product_35c : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8ns_24_1_1_U182/tmp_product_365 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8ns_24_1_1_U193/tmp_product_301 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_8ns_24_1_1_U282/tmp_product_1ae : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_8ns_24_1_1_U283/tmp_product_1a4 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U288/tmp_product_97 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U312/tmp_product_22 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U313/tmp_product_103 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_8ns_24_1_1_U320/tmp_product_16f : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U348/tmp_product_21 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U358/tmp_product_62 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U375/tmp_product_79 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U376/tmp_product_33 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U384/tmp_product_63 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_8ns_24_1_1_U390/tmp_product_134 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U395/tmp_product_107 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U400/tmp_product_34 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U406/tmp_product_a4 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_8ns_24_1_1_U407/tmp_product_149 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_8ns_24_1_1_U416/tmp_product_13a : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_8ns_24_1_1_U428/tmp_product_182 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8ns_24_1_1_U43/tmp_product_2f0 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_8ns_24_1_1_U433/tmp_product_1a5 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U442/tmp_product_106 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U444/tmp_product_c2 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_8ns_24_1_1_U466/tmp_product_189 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_8ns_24_1_1_U468/tmp_product_148 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U502/tmp_product_b9 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U503/tmp_product_122 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U522/tmp_product_7a : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U535/tmp_product_47 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_8ns_24_1_1_U544/tmp_product_150 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_8ns_24_1_1_U591/tmp_product_1a3 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U607/tmp_product_de : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_8ns_24_1_1_U619/tmp_product_18a : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U633/tmp_product_f5 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U638/tmp_product_a : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U647/tmp_product_99 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_8ns_24_1_1_U676/tmp_product_13e : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8ns_24_1_1_U697/tmp_product_74 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8ns_24_1_1_U73/tmp_product_348 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U780/tmp_product_260 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U792/tmp_product_261 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U802/tmp_product_206 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U805/tmp_product_22d : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U837/tmp_product_1b6 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U842/tmp_product_262 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U870/tmp_product_1f4 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U882/tmp_product_273 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U886/tmp_product_28e : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U891/tmp_product_1f5 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U924/tmp_product_272 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8ns_24_1_1_U975/tmp_product_251 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8s_24_1_1_U143/tmp_product_308 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8s_24_1_1_U145/tmp_product_398 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8s_24_1_1_U155/tmp_product_32c : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8s_24_1_1_U164/tmp_product_2f4 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U291/tmp_product_d5 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8s_24_1_1_U30/tmp_product_2fd : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U333/tmp_product_c : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U380/tmp_product_e6 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U382/tmp_product_a7 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_8s_24_1_1_U386/tmp_product_12e : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U392/tmp_product_ba : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U399/tmp_product_61 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U409/tmp_product_d3 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U429/tmp_product_f6 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_8s_24_1_1_U435/tmp_product_1a2 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_8s_24_1_1_U452/tmp_product_178 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U472/tmp_product_117 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U487/tmp_product_f0 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_8s_24_1_1_U500/tmp_product_168 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U509/tmp_product_a8 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U520/tmp_product_98 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U559/tmp_product_10b : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U572/tmp_product_112 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_8s_24_1_1_U595/tmp_product_12f : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U599/tmp_product_c4 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U611/tmp_product_124 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U613/tmp_product_ed : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U622/tmp_product_102 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_8s_24_1_1_U637/tmp_product_88 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8s_24_1_1_U783/tmp_product_228 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8s_24_1_1_U79/tmp_product_35e : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8s_24_1_1_U797/tmp_product_21f : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_8s_24_1_1_U84/tmp_product_30e : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8s_24_1_1_U851/tmp_product_227 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8s_24_1_1_U852/tmp_product_233 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8s_24_1_1_U867/tmp_product_252 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8s_24_1_1_U874/tmp_product_1f9 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_8s_24_1_1_U978/tmp_product_264 : 0 0 : 239 239 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_7ns_23_1_1_U160/tmp_product_2da : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_7ns_23_1_1_U173/tmp_product_3a4 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_7ns_23_1_1_U303/tmp_product_155 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7ns_23_1_1_U410/tmp_product_af : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7ns_23_1_1_U425/tmp_product_e7 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7ns_23_1_1_U470/tmp_product_51 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_7ns_23_1_1_U471/tmp_product_144 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7ns_23_1_1_U474/tmp_product_8d : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_7ns_23_1_1_U484/tmp_product_187 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7ns_23_1_1_U504/tmp_product_48 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7ns_23_1_1_U521/tmp_product_a3 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_7ns_23_1_1_U524/tmp_product_141 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_7ns_23_1_1_U525/tmp_product_15e : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_7ns_23_1_1_U533/tmp_product_139 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7ns_23_1_1_U554/tmp_product_123 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_7ns_23_1_1_U566/tmp_product_156 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7ns_23_1_1_U571/tmp_product_0 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7ns_23_1_1_U600/tmp_product_83 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_7ns_23_1_1_U781/tmp_product_243 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_7ns_23_1_1_U919/tmp_product_278 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_7ns_23_1_1_U969/tmp_product_249 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_7s_23_1_1_U148/tmp_product_309 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_7s_23_1_1_U172/tmp_product_328 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7s_23_1_1_U354/tmp_product_f1 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB2 mul_16s_7s_23_1_1_U426/tmp_product_1ad : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7s_23_1_1_U445/tmp_product_e5 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7s_23_1_1_U494/tmp_product_ae : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_7s_23_1_1_U506/tmp_product_145 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7s_23_1_1_U547/tmp_product_a6 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7s_23_1_1_U549/tmp_product_c3 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_7s_23_1_1_U567/tmp_product_13d : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7s_23_1_1_U606/tmp_product_71 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7s_23_1_1_U610/tmp_product_5b : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7s_23_1_1_U626/tmp_product_df : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_7s_23_1_1_U654/tmp_product_a5 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_7s_23_1_1_U787/tmp_product_248 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_7s_23_1_1_U789/tmp_product_288 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_7s_23_1_1_U831/tmp_product_1e2 : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_7s_23_1_1_U922/tmp_product_1ee : 0 0 : 236 236 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_6ns_22_1_1_U296/tmp_product_15 : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_6ns_22_1_1_U42/tmp_product_305 : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_6ns_22_1_1_U450/tmp_product_132 : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_6ns_22_1_1_U530/tmp_product_95 : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_6ns_22_1_1_U598/tmp_product_1d : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_6ns_22_1_1_U974/tmp_product_222 : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_6s_22_1_1_U345/tmp_product_81 : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_6s_22_1_1_U485/tmp_product_11e : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB1 mul_16s_6s_22_1_1_U594/tmp_product_133 : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_6s_22_1_1_U667/tmp_product_5c : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s__GB0 mul_16s_6s_22_1_1_U668/tmp_product_ef : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_6s_22_1_1_U767/tmp_product_1fa : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_6s_22_1_1_U839/tmp_product_23a : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_6s_22_1_1_U936/tmp_product_1fb : 0 0 : 224 224 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB2 mul_16s_5ns_21_1_1_U130/tmp_product_2fc : 0 0 : 136 136 : Used 1 time 0\n",
      " Sort Area is testmodel_1_hls4ml_prj_1__GCB0 mul_16s_5ns_21_1_1_U915/tmp_product_1ca : 0 0 : 136 136 : Used 1 time 0\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "ROM: Preliminary Mapping Report\n",
      "+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "|Module Name                                                                            | RTL Object                                                                                                                                                          | Depth x Width | Implemented As | \n",
      "+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q0_reg                                                                   | 1024x11       | Block RAM      | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q2_reg                                                                   | 1024x11       | Block RAM      | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q3_reg                                                                   | 1024x11       | Block RAM      | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q4_reg                                                                   | 1024x11       | Block RAM      | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q1_reg                                                                   | 1024x11       | Block RAM      | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/invert_table_U/q0_reg                                                                | 1024x15       | Block RAM      | \n",
      "|testmodel_1_hls4ml_prj_1                                                               | softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q0_reg    | 1024x11       | Block RAM      | \n",
      "|testmodel_1_hls4ml_prj_1                                                               | softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q2_reg    | 1024x11       | Block RAM      | \n",
      "|testmodel_1_hls4ml_prj_1                                                               | softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q3_reg    | 1024x11       | Block RAM      | \n",
      "|testmodel_1_hls4ml_prj_1                                                               | softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q4_reg    | 1024x11       | Block RAM      | \n",
      "|testmodel_1_hls4ml_prj_1                                                               | softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q1_reg    | 1024x11       | Block RAM      | \n",
      "|testmodel_1_hls4ml_prj_1                                                               | softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/invert_table_U/q0_reg | 1024x15       | Block RAM      | \n",
      "+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "\n",
      "\n",
      "DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)\n",
      "+------------------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                                                               | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+------------------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3febc)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x152)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x122)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x196)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x14d)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fef9)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc3)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff14)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffa2)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x6c)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xf4)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff0d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff0f)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x160)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x172)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1a3)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x3b)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | A*(B:0x13)     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x16d)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x176)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x117)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff30)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff26)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff48)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x159)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fedf)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x115)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fef5)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1cb)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fc21)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x144)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdb7)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fc9b)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xd0)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb3)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xab)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xe3)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x8e)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x67)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x6f)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff63)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb5)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fecc)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | A*(B:0x19)     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x76)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x63)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x109)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fef2)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fed2)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x195)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd56)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xdd)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x8b)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x8d)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xe6)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff2d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc4)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff2b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xec)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feba)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x2c)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x117)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x13e)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xd3)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd90)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x178)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x13c)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xf3)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff74)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x34)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x79)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff1a)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xcd)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff05)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe26)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x156)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x159)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe0c)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1ad)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff7b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff3b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc3)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff42)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe7a)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe2d)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19f)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fede)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3faed)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x198)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fee4)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe96)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe9e)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff11)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x9c)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc1)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x5f)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x43)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff96)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc1)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xf9)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xf3)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1a8)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A*(B:0x3ffe5)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffc7)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffd4)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff27)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x9f)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x4e)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A*(B:0x3ffe5)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fede)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x10b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x198)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe67)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feaf)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff3d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x59)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x7a)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xdd)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xe1)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feab)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x198)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc4)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x2b)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x2b)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fea7)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe0d)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xeb)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1e7)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffb3)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xa7)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff67)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe90)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe5e)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | A*(B:0x1b)     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x16b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x166)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff6f)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff6d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x219)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1a1)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x15a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x148)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x25d)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x18a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x197)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x185)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc1)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb5)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x45)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffa2)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x7d)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xab)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff75)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff55)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb6)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x129)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xdc)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff8e)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff97)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffdb)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffc3)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x72)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x35)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffd3)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff3b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xec)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x121)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x161)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe4a)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x172)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1be)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff35)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x9c)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x3b)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffcd)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x52)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x15a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe61)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xf3)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1b9)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fed7)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x119)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff52)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffba)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x67)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xa9)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc7)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe4f)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19d)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x111)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x12b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fecc)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd8f)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x170)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe9b)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff6b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xde)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff07)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x15c)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffae)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x117)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe64)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xf1)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x9b)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1b5)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x156)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffbb)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff4f)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffaf)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xeb)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff5b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffc3)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe8b)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x181)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x179)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdf2)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x93)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffd9)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x53)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xe6)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x155)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x39)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffb6)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc9)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x106)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x264)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffdb)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffa1)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A*(B:0x3ffed)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffae)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff4c)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb9)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fef7)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe4f)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x146)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe85)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fed8)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fefd)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xdf)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xcf)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xde)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffa2)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x73)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xa4)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xdb)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff4c)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fea8)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x249)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x69)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffae)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff9c)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff35)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe4e)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff6b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x6d)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x5b)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb7)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x8c)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff1d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xa2)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1cf)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x13b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x160)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x165)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x116)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe94)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fed5)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe8b)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x125)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xe5)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffba)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xcb)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff61)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x145)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x10c)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff92)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x18a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x109)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fcc1)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff9a)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x23)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x5b)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x9b)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff6f)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff17)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A*(B:0x3ffed)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xbe)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x205)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x148)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x92)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xef)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x96)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xd6)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffa3)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffbd)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x8b)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | A*(B:0x1a)     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x4d)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A*(B:0x3ffe9)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x31)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fecd)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe75)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff06)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x56)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffc3)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3febd)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff51)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x6e)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x115)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x13f)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x27)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff43)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xaf)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffd6)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x2c)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xf7)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff2f)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x68)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x61)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1b7)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x123)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x12c)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd29)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x28e)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fecd)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x64)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xcb)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x123)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x14a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff50)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x16b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1ea)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x2a)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x31)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff3b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xbd)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x9f)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1                                                                  | (A*(B:0x83))'  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fed8)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x168)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x188)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x24c)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff6a)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x11f)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x248)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fef7)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x135)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x23)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1af)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1a9)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd3c)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x14e)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd40)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x15a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x59)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff1b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff29)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x163)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdbf)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe7f)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x151)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffaa)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xae)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feaf)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x10e)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x172)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x91)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x170)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x132)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x18e)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff9f)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1ed)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe35)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x112)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fea9)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x72)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xde)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fc9c)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xe5)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd65)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19c)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fda3)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1fb)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xdd)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xce)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x72)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x6b)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb0)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x35)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x12e)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x23e)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff53)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff69)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x15c)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x188)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1bd)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x27d)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x16a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x188)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe43)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff1d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feda)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x187)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x121)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fee6)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x73)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffad)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x66)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x5d)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffc5)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fea5)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fef2)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x14c)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x107)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fed5)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff1e)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x96)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x47)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x6e)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x174)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fcb3)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x2b7)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3febd)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x11e)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3fac1)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x107)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3febc)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x139)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff7d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xeb)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff3e)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe64)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xe1)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_5ns_21_1_1                                               | A*(B:0xd)      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe8b)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe93)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x263)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x258)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1f6)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3fbbf)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x2b8)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xca)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdb5)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feae)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd41)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdb3)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe64)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x10c)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x11d)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x313)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd70)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe94)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff3b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x194)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd03)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe81)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd7c)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc4)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1c4)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x184)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19f)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x18b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x11d)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x112)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe7c)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x177)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x177)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x96)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x2c0)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe52)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdab)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x319)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xbe)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fead)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdd5)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffc9)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x373)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe88)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x284)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xab)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffce)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x188)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe9e)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1f3)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x66)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x7d)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc1)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A*(B:0x3ffeb)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A*(B:0x3ffe5)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffa9)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdc9)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xa2)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xe1)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feb1)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1a8)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x171)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x157)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe3b)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1ea)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x111)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe1a)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x157)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff12)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x68)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x8f)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xae)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x30f)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff4d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1cc)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x2b9)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3fb1a)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdb7)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd0e)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3fbf9)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xfa)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd04)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x2f4)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fef1)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x23e)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fcd9)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x186)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fc67)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3fb6e)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x136)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xee)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | A*(B:0x1a)     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe15)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fed7)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffa6)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x162)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe7c)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe93)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x4c)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb0)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff6e)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x97)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xe5)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff8e)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff8e)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb7)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xd7)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff43)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xba)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A*(B:0x3ffe3)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fed2)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x25a)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe16)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe2f)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x132)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe75)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff89)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x187)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x18f)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd8d)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd68)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe31)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x25)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x10b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feba)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x237)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff54)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fec7)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe81)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x117)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe84)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xf1)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x87)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x36)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffc6)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s  | A2*(B:0x86)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x61)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fef5)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x30f)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff55)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff3f)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x169)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x123)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x177)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xaf)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x158)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xbb)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xa6)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xef)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x83)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff91)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xba)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x125)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x9a)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xe5)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xeb)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff1d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff4d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff96)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb2)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x5e)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x57)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x6b)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdb0)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1a9)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x13f)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdef)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe57)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x221)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feaa)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x143)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xf9)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd2e)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fcd6)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feb2)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x73)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x5a)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb2)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x2a)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x261)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xec)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe22)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x2b5)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe95)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd9c)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe22)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd82)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x25a)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1fa)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x29b)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd6d)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff6d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe2a)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x144)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19c)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3f986)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd54)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3fba4)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffd5)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x33c)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x271)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x32d)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff23)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x5b)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xa1)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s    | A2*B2          | 18     | 12     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s    | A2*B2          | 18     | 12     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s    | A2*B2          | 18     | 12     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s    | A2*B2          | 18     | 12     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s    | A2*B2          | 18     | 12     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fddc) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x4f1)   | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fd26) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fd59) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fcb4) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x405)   | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fcd4) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fe5c) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fcf8) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fc7e) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fcca) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fc60) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x282)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x360)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fccc) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x1c1)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fe42) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x98)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3f985) | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x2dd)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x133)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x1e3)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fd88) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fd43) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fd91) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x21f)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fb7d) | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x138)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fd19) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x5c1)   | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fe2a) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fc46) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x5ce)   | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x134)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x271)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fc7f) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fd08) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x18c)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x2f3)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A2*(B:0x3fbf5) | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xcc)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x12b)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xd3)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff66)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fc3c) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fe8d) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feb1)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fe13) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x123)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3fb5f)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feb3)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feb7)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x213)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff3b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x2c0)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe27)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdd1)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feac)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd32)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fe6a) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x38f)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x37)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x141)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x34a)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1c9)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fea4)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fde5)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe5b)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe55)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe33)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x214)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x138)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x13e)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feda)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x24e)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x17a)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3fbc4)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe34)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x181)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1d6)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x23b)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff38)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fee6)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe52)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1db)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xfa)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x5e)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xcd)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x287)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffac)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fd6f) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x175)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd5e)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x387)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x17d)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x302)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xa7)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_5ns_21_1_1                                               | A*(B:0xd)      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fea6) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff2b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fe2f) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff89)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x6f)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fcbf) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x224)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fef5) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x1de)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | A*(B:0x17)     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x93)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x244)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffcd)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff98)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fee7) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x78c)   | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff86)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fe3d) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xd5)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe7b)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fc9a)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc9)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fd2a) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff1b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xdb)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1b8)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd3e)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1ee)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xd2)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fdd1) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff22)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feae)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feb0)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe7c)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff0b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fecb) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fe8c) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe34)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fea7) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x11c)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd5c)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x163)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A*(B:0x3ffd7)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fe42) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xd5)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fdf9)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fc36)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff9f)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fec5) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3fb88)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3feb6) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fd92) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1                                              | A*(B:0x454)    | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feb5)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xcd)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb4)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fdd6) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff4b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1ab)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x10b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fea7)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff27)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x174)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fe03) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x251)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fdc8) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x25a)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3febd)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x2b2)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x10f)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fda2)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fec7)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fee6)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe33)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe8f)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fe91) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe76)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x5e)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fe1e) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x149)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x30c)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe87)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xc7)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x5e6)   | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x19a)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb9)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x1f2)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x12e)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fde8)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fed6)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe73)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x1d2)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fea9)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe7c)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x112)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ffac)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fe8a) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x65)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe38)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe0f)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fc60)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x9d)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xbb)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A*(B:0x5d)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fde6) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xfb)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe3b)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fcc8)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x11f)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x146)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe94)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff5b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x14b)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x111)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe46)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fddb) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe65)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fda0)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x253)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x179)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x14d)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe6f)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x157)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x244)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3feb4)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x193)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x27f)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0x9b)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff0a)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x289)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1c4)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe88)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x316)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x20f)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe6a)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe66)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x19b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1e9)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff50)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x22f)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x115)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xdd)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x271)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x163)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fca6) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fea1)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A*(B:0x3fab5)  | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xe6)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x112)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3fdb1) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x198)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff32)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x156)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff18)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fcd7)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff3e)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A*(B:0x3ff9b)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x224)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x1dd)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x191)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fea8)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x252)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1af)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x26d)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A*(B:0x3ff3a)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A*(B:0x1c5)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe3d)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A*(B:0x25)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fecb)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A*(B:0x3fd89)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x1a4)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x14c)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x21a)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe0b)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe0e)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A*(B:0xb3)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x3febc) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A2*(B:0x165)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A*(B:0x2a0)    | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A*(B:0x3fe66)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "+------------------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:20 . Memory (MB): peak = 3152.922 ; gain = 1518.336 ; free physical = 474 ; free virtual = 20876\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/invert_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:28 . Memory (MB): peak = 3181.898 ; gain = 1547.312 ; free physical = 588 ; free virtual = 21234\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:38 . Memory (MB): peak = 3332.406 ; gain = 1697.820 ; free physical = 522 ; free virtual = 21050\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:38 . Memory (MB): peak = 3332.406 ; gain = 1697.820 ; free physical = 521 ; free virtual = 21050\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:43 . Memory (MB): peak = 3335.547 ; gain = 1700.961 ; free physical = 478 ; free virtual = 21065\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:43 . Memory (MB): peak = 3335.547 ; gain = 1700.961 ; free physical = 610 ; free virtual = 21027\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:44 . Memory (MB): peak = 3335.547 ; gain = 1700.961 ; free physical = 592 ; free virtual = 21015\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:44 . Memory (MB): peak = 3335.547 ; gain = 1700.961 ; free physical = 600 ; free virtual = 21005\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "DSP Final Report (the ' indicates corresponding REG is set)\n",
      "+------------------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+------------------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A'*B)'     | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A'*B)'     | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A'*B)'     | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A'*B)'     | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A'*B)'     | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A'*B)'     | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A'*B)'     | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A'*B)'     | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A'*B        | 30     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A'*B)'     | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A'*B        | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A'*B        | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A'*B        | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A'*B        | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A'*B        | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A'*B        | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A'*B)'     | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A'*B)'     | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A'*B        | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A'*B        | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A'*B        | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A'*B        | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A'*B        | 30     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1                                              | A'*B        | 30     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  | A''*B       | 30     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | (A'*B)'     | 30     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A'*B        | 30     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_5ns_21_1_1                                               | (A'*B)'     | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | (A'*B)'     | 30     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | (A'*B)'     | 30     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | (A'*B)'     | 30     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A'*B)'     | 30     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A'*B)'     | 30     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A'*B)'     | 30     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A'*B)'     | 30     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A'*B)'     | 30     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A'*B)'     | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A'*B)'     | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A'*B)'     | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A'*B)'     | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A'*B)'     | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A'*B)'     | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A'*B)'     | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A'*B)'     | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A'*B)'     | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A'*B)'     | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A'*B        | 30     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A'*B        | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A'*B        | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A'*B        | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A'*B        | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A'*B        | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A'*B        | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A'*B        | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A'*B)'     | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A''*B)'    | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A''*B)'    | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A''*B)'    | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A''*B)'    | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A''*B)'    | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A''*B)'    | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A''*B)'    | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_5ns_21_1_1                                               | (A''*B)'    | 15     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | (A''*B)'    | 15     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | (A''*B)'    | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | (A''*B)'    | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A''*B       | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A''*B       | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A''*B)'    | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A''*B)'    | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | A''*B       | 15     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1                                                                  | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | (A''*B)'    | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                              | A''*B       | 15     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A''*B)'    | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A''*B)'    | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | A''*B       | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                              | (A''*B)'    | 15     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                               | (A''*B)'    | 15     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                               | A''*B       | 15     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | (A''*B)'    | 15     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | (A''*B)'    | 15     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | (A''*B)'    | 15     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                               | A''*B       | 15     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A''*B       | 15     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A''*B       | 15     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A''*B       | 15     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                | A''*B       | 15     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | (A''*B)'    | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | (A''*B)'    | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | (A''*B)'    | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | (A''*B)'    | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                               | A''*B       | 15     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A''*B       | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A''*B       | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A''*B       | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A''*B       | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A''*B       | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A''*B       | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A''*B       | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                | A''*B       | 15     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A''*B)'    | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A''*B)'    | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A''*B)'    | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A''*B)'    | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A''*B)'    | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | (A''*B)'    | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                               | A''*B       | 15     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                | A''*B       | 15     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | (A''*B)'    | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                               | A''*B       | 15     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | (A''*B)'    | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                | A''*B       | 15     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s    | A'*B'       | 30     | 11     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s    | A'*B'       | 30     | 11     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s    | A'*B'       | 30     | 11     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s    | A'*B'       | 30     | 11     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s    | A'*B'       | 30     | 11     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "+------------------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+----------------+------+\n",
      "|      |Cell            |Count |\n",
      "+------+----------------+------+\n",
      "|1     |BUFG            |     1|\n",
      "|2     |CARRY8          |  1527|\n",
      "|3     |DSP_ALU         |   884|\n",
      "|4     |DSP_A_B_DATA    |   884|\n",
      "|5     |DSP_C_DATA      |   884|\n",
      "|6     |DSP_MULTIPLIER  |   884|\n",
      "|7     |DSP_M_DATA      |   884|\n",
      "|8     |DSP_OUTPUT      |   884|\n",
      "|9     |DSP_PREADD      |   884|\n",
      "|10    |DSP_PREADD_DATA |   884|\n",
      "|11    |LUT1            |   564|\n",
      "|12    |LUT2            |  6537|\n",
      "|13    |LUT3            |  4759|\n",
      "|14    |LUT4            |  5223|\n",
      "|15    |LUT5            |  1072|\n",
      "|16    |LUT6            |  1561|\n",
      "|17    |RAMB18E2        |     4|\n",
      "|18    |FDRE            | 13247|\n",
      "|19    |FDSE            |    27|\n",
      "|20    |IBUF            |   261|\n",
      "|21    |OBUF            |    85|\n",
      "+------+----------------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+\n",
      "|      |Instance                                                                             |Module                                                                                                                                                                                          |Cells |\n",
      "+------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+\n",
      "|1     |top                                                                                  |                                                                                                                                                                                                | 41940|\n",
      "|2     |  dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0                  |testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s                                                                                                       |  9194|\n",
      "|3     |    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75        |testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s                                                                                                        |  6726|\n",
      "|4     |      mul_16s_10ns_26_1_1_U102                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_636                                                                                                                                                |     8|\n",
      "|5     |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__506   |     8|\n",
      "|6     |      mul_16s_10ns_26_1_1_U105                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_637                                                                                                                                                |    11|\n",
      "|7     |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__217   |     8|\n",
      "|8     |      mul_16s_10ns_26_1_1_U116                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_638                                                                                                                                                |     8|\n",
      "|9     |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__81      |     8|\n",
      "|10    |      mul_16s_10ns_26_1_1_U117                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_639                                                                                                                                                |     8|\n",
      "|11    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__70    |     8|\n",
      "|12    |      mul_16s_10ns_26_1_1_U118                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_640                                                                                                                                                |    15|\n",
      "|13    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__30    |     8|\n",
      "|14    |      mul_16s_10ns_26_1_1_U120                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_641                                                                                                                                                |     8|\n",
      "|15    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__94      |     8|\n",
      "|16    |      mul_16s_10ns_26_1_1_U126                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_642                                                                                                                                                |    49|\n",
      "|17    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__53      |     8|\n",
      "|18    |      mul_16s_10ns_26_1_1_U127                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_643                                                                                                                                                |     8|\n",
      "|19    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__20      |     8|\n",
      "|20    |      mul_16s_10ns_26_1_1_U128                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_644                                                                                                                                                |     8|\n",
      "|21    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__174   |     8|\n",
      "|22    |      mul_16s_10ns_26_1_1_U13                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_645                                                                                                                                                |    22|\n",
      "|23    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__49      |     8|\n",
      "|24    |      mul_16s_10ns_26_1_1_U136                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_646                                                                                                                                                |    19|\n",
      "|25    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__35      |     8|\n",
      "|26    |      mul_16s_10ns_26_1_1_U14                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_647                                                                                                                                                |     8|\n",
      "|27    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__82    |     8|\n",
      "|28    |      mul_16s_10ns_26_1_1_U142                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_648                                                                                                                                                |     8|\n",
      "|29    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__83      |     8|\n",
      "|30    |      mul_16s_10ns_26_1_1_U152                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_649                                                                                                                                                |     8|\n",
      "|31    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__444   |     8|\n",
      "|32    |      mul_16s_10ns_26_1_1_U153                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_650                                                                                                                                                |    15|\n",
      "|33    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__39      |     8|\n",
      "|34    |      mul_16s_10ns_26_1_1_U161                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_651                                                                                                                                                |    12|\n",
      "|35    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__60      |     8|\n",
      "|36    |      mul_16s_10ns_26_1_1_U175                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_652                                                                                                                                                |     8|\n",
      "|37    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__56      |     8|\n",
      "|38    |      mul_16s_10ns_26_1_1_U196                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_653                                                                                                                                                |     8|\n",
      "|39    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__73      |     8|\n",
      "|40    |      mul_16s_10ns_26_1_1_U197                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_654                                                                                                                                                |    22|\n",
      "|41    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__182   |     8|\n",
      "|42    |      mul_16s_10ns_26_1_1_U201                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_655                                                                                                                                                |    14|\n",
      "|43    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__62      |     8|\n",
      "|44    |      mul_16s_10ns_26_1_1_U205                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_656                                                                                                                                                |     8|\n",
      "|45    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__18    |     8|\n",
      "|46    |      mul_16s_10ns_26_1_1_U206                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_657                                                                                                                                                |    31|\n",
      "|47    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__63    |     8|\n",
      "|48    |      mul_16s_10ns_26_1_1_U207                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_658                                                                                                                                                |    29|\n",
      "|49    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__88      |     8|\n",
      "|50    |      mul_16s_10ns_26_1_1_U220                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_659                                                                                                                                                |    39|\n",
      "|51    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__334   |     8|\n",
      "|52    |      mul_16s_10ns_26_1_1_U223                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_660                                                                                                                                                |     8|\n",
      "|53    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__18      |     8|\n",
      "|54    |      mul_16s_10ns_26_1_1_U225                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_661                                                                                                                                                |     8|\n",
      "|55    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__374   |     8|\n",
      "|56    |      mul_16s_10ns_26_1_1_U227                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_662                                                                                                                                                |     8|\n",
      "|57    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__19      |     8|\n",
      "|58    |      mul_16s_10ns_26_1_1_U229                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_663                                                                                                                                                |     8|\n",
      "|59    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__291   |     8|\n",
      "|60    |      mul_16s_10ns_26_1_1_U231                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_664                                                                                                                                                |     8|\n",
      "|61    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__256   |     8|\n",
      "|62    |      mul_16s_10ns_26_1_1_U235                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_665                                                                                                                                                |    17|\n",
      "|63    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__38      |     8|\n",
      "|64    |      mul_16s_10ns_26_1_1_U24                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_666                                                                                                                                                |     8|\n",
      "|65    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__46      |     8|\n",
      "|66    |      mul_16s_10ns_26_1_1_U25                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_667                                                                                                                                                |    23|\n",
      "|67    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__485   |     8|\n",
      "|68    |      mul_16s_10ns_26_1_1_U29                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_668                                                                                                                                                |    20|\n",
      "|69    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__353   |     8|\n",
      "|70    |      mul_16s_10ns_26_1_1_U32                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_669                                                                                                                                                |     8|\n",
      "|71    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__75    |     8|\n",
      "|72    |      mul_16s_10ns_26_1_1_U33                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_670                                                                                                                                                |    12|\n",
      "|73    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__98      |     8|\n",
      "|74    |      mul_16s_10ns_26_1_1_U37                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_671                                                                                                                                                |    10|\n",
      "|75    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__176   |     8|\n",
      "|76    |      mul_16s_10ns_26_1_1_U4                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_672                                                                                                                                                |     8|\n",
      "|77    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__70      |     8|\n",
      "|78    |      mul_16s_10ns_26_1_1_U44                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_673                                                                                                                                                |     8|\n",
      "|79    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__321   |     8|\n",
      "|80    |      mul_16s_10ns_26_1_1_U49                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_674                                                                                                                                                |    13|\n",
      "|81    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__61      |     8|\n",
      "|82    |      mul_16s_10ns_26_1_1_U63                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_675                                                                                                                                                |    11|\n",
      "|83    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__7       |     8|\n",
      "|84    |      mul_16s_10ns_26_1_1_U65                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_676                                                                                                                                                |     8|\n",
      "|85    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__514   |     8|\n",
      "|86    |      mul_16s_10ns_26_1_1_U66                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_677                                                                                                                                                |     8|\n",
      "|87    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__67      |     8|\n",
      "|88    |      mul_16s_10ns_26_1_1_U67                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_678                                                                                                                                                |     8|\n",
      "|89    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__87      |     8|\n",
      "|90    |      mul_16s_10ns_26_1_1_U70                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_679                                                                                                                                                |     8|\n",
      "|91    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__136   |     8|\n",
      "|92    |      mul_16s_10ns_26_1_1_U81                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_680                                                                                                                                                |    23|\n",
      "|93    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__438   |     8|\n",
      "|94    |      mul_16s_10ns_26_1_1_U83                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_681                                                                                                                                                |     8|\n",
      "|95    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__346   |     8|\n",
      "|96    |      mul_16s_10ns_26_1_1_U85                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_682                                                                                                                                                |    10|\n",
      "|97    |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__34      |     8|\n",
      "|98    |      mul_16s_10ns_26_1_1_U87                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_683                                                                                                                                                |     9|\n",
      "|99    |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__301   |     8|\n",
      "|100   |      mul_16s_10ns_26_1_1_U90                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_684                                                                                                                                                |     8|\n",
      "|101   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__71      |     8|\n",
      "|102   |      mul_16s_10ns_26_1_1_U94                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_685                                                                                                                                                |    22|\n",
      "|103   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__262   |     8|\n",
      "|104   |      mul_16s_10s_26_1_1_U1                                                          |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_686                                                                                                                                                 |    12|\n",
      "|105   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__17      |     8|\n",
      "|106   |      mul_16s_10s_26_1_1_U103                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_687                                                                                                                                                 |     8|\n",
      "|107   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__48      |     8|\n",
      "|108   |      mul_16s_10s_26_1_1_U107                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_688                                                                                                                                                 |    22|\n",
      "|109   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__69      |     8|\n",
      "|110   |      mul_16s_10s_26_1_1_U108                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_689                                                                                                                                                 |     9|\n",
      "|111   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__391   |     8|\n",
      "|112   |      mul_16s_10s_26_1_1_U109                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_690                                                                                                                                                 |    27|\n",
      "|113   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__13      |     8|\n",
      "|114   |      mul_16s_10s_26_1_1_U115                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_691                                                                                                                                                 |    34|\n",
      "|115   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__52      |     8|\n",
      "|116   |      mul_16s_10s_26_1_1_U12                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_692                                                                                                                                                 |    13|\n",
      "|117   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__29      |     8|\n",
      "|118   |      mul_16s_10s_26_1_1_U124                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_693                                                                                                                                                 |    10|\n",
      "|119   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__2       |     8|\n",
      "|120   |      mul_16s_10s_26_1_1_U125                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_694                                                                                                                                                 |    21|\n",
      "|121   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__34      |     8|\n",
      "|122   |      mul_16s_10s_26_1_1_U134                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_695                                                                                                                                                 |    13|\n",
      "|123   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__486   |     8|\n",
      "|124   |      mul_16s_10s_26_1_1_U135                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_696                                                                                                                                                 |     8|\n",
      "|125   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__45      |     8|\n",
      "|126   |      mul_16s_10s_26_1_1_U146                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_697                                                                                                                                                 |    16|\n",
      "|127   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__48      |     8|\n",
      "|128   |      mul_16s_10s_26_1_1_U147                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_698                                                                                                                                                 |     8|\n",
      "|129   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__21      |     8|\n",
      "|130   |      mul_16s_10s_26_1_1_U150                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_699                                                                                                                                                 |     8|\n",
      "|131   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__288   |     8|\n",
      "|132   |      mul_16s_10s_26_1_1_U157                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_700                                                                                                                                                 |    12|\n",
      "|133   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__383   |     8|\n",
      "|134   |      mul_16s_10s_26_1_1_U158                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_701                                                                                                                                                 |    13|\n",
      "|135   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__89      |     8|\n",
      "|136   |      mul_16s_10s_26_1_1_U159                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_702                                                                                                                                                 |    16|\n",
      "|137   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__307   |     8|\n",
      "|138   |      mul_16s_10s_26_1_1_U165                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_703                                                                                                                                                 |    17|\n",
      "|139   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__40      |     8|\n",
      "|140   |      mul_16s_10s_26_1_1_U171                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_704                                                                                                                                                 |     8|\n",
      "|141   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__448   |     8|\n",
      "|142   |      mul_16s_10s_26_1_1_U176                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_705                                                                                                                                                 |    14|\n",
      "|143   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__65      |     8|\n",
      "|144   |      mul_16s_10s_26_1_1_U177                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_706                                                                                                                                                 |    30|\n",
      "|145   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__198   |     8|\n",
      "|146   |      mul_16s_10s_26_1_1_U178                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_707                                                                                                                                                 |    16|\n",
      "|147   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__28      |     8|\n",
      "|148   |      mul_16s_10s_26_1_1_U179                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_708                                                                                                                                                 |     9|\n",
      "|149   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__52      |     8|\n",
      "|150   |      mul_16s_10s_26_1_1_U180                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_709                                                                                                                                                 |    19|\n",
      "|151   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__87    |     8|\n",
      "|152   |      mul_16s_10s_26_1_1_U181                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_710                                                                                                                                                 |     8|\n",
      "|153   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__42      |     8|\n",
      "|154   |      mul_16s_10s_26_1_1_U19                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_711                                                                                                                                                 |     8|\n",
      "|155   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__33      |     8|\n",
      "|156   |      mul_16s_10s_26_1_1_U190                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_712                                                                                                                                                 |    10|\n",
      "|157   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__24      |     8|\n",
      "|158   |      mul_16s_10s_26_1_1_U191                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_713                                                                                                                                                 |     8|\n",
      "|159   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__30      |     8|\n",
      "|160   |      mul_16s_10s_26_1_1_U192                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_714                                                                                                                                                 |    12|\n",
      "|161   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__79      |     8|\n",
      "|162   |      mul_16s_10s_26_1_1_U20                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_715                                                                                                                                                 |     8|\n",
      "|163   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__47      |     8|\n",
      "|164   |      mul_16s_10s_26_1_1_U200                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_716                                                                                                                                                 |     8|\n",
      "|165   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__32      |     8|\n",
      "|166   |      mul_16s_10s_26_1_1_U203                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_717                                                                                                                                                 |     8|\n",
      "|167   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__14      |     8|\n",
      "|168   |      mul_16s_10s_26_1_1_U204                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_718                                                                                                                                                 |     8|\n",
      "|169   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__80      |     8|\n",
      "|170   |      mul_16s_10s_26_1_1_U210                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_719                                                                                                                                                 |    11|\n",
      "|171   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__1       |     8|\n",
      "|172   |      mul_16s_10s_26_1_1_U214                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_720                                                                                                                                                 |     8|\n",
      "|173   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__57      |     8|\n",
      "|174   |      mul_16s_10s_26_1_1_U216                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_721                                                                                                                                                 |     8|\n",
      "|175   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__43      |     8|\n",
      "|176   |      mul_16s_10s_26_1_1_U217                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_722                                                                                                                                                 |    13|\n",
      "|177   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__45      |     8|\n",
      "|178   |      mul_16s_10s_26_1_1_U219                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_723                                                                                                                                                 |     8|\n",
      "|179   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__28    |     8|\n",
      "|180   |      mul_16s_10s_26_1_1_U23                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_724                                                                                                                                                 |    11|\n",
      "|181   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__92      |     8|\n",
      "|182   |      mul_16s_10s_26_1_1_U232                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_725                                                                                                                                                 |     8|\n",
      "|183   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__279   |     8|\n",
      "|184   |      mul_16s_10s_26_1_1_U233                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_726                                                                                                                                                 |     8|\n",
      "|185   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__44      |     8|\n",
      "|186   |      mul_16s_10s_26_1_1_U234                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_727                                                                                                                                                 |    23|\n",
      "|187   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__95      |     8|\n",
      "|188   |      mul_16s_10s_26_1_1_U27                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_728                                                                                                                                                 |     8|\n",
      "|189   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__82      |     8|\n",
      "|190   |      mul_16s_10s_26_1_1_U28                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_729                                                                                                                                                 |    30|\n",
      "|191   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__197   |     8|\n",
      "|192   |      mul_16s_10s_26_1_1_U3                                                          |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_730                                                                                                                                                 |    10|\n",
      "|193   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__12      |     8|\n",
      "|194   |      mul_16s_10s_26_1_1_U34                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_731                                                                                                                                                 |     8|\n",
      "|195   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__74      |     8|\n",
      "|196   |      mul_16s_10s_26_1_1_U38                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_732                                                                                                                                                 |     9|\n",
      "|197   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__90    |     8|\n",
      "|198   |      mul_16s_10s_26_1_1_U41                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_733                                                                                                                                                 |     8|\n",
      "|199   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__27      |     8|\n",
      "|200   |      mul_16s_10s_26_1_1_U48                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_734                                                                                                                                                 |     8|\n",
      "|201   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__299   |     8|\n",
      "|202   |      mul_16s_10s_26_1_1_U51                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_735                                                                                                                                                 |    67|\n",
      "|203   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__59      |     8|\n",
      "|204   |      mul_16s_10s_26_1_1_U52                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_736                                                                                                                                                 |     8|\n",
      "|205   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__4       |     8|\n",
      "|206   |      mul_16s_10s_26_1_1_U56                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_737                                                                                                                                                 |     8|\n",
      "|207   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__25      |     8|\n",
      "|208   |      mul_16s_10s_26_1_1_U61                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_738                                                                                                                                                 |    31|\n",
      "|209   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__235   |     8|\n",
      "|210   |      mul_16s_10s_26_1_1_U62                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_739                                                                                                                                                 |    10|\n",
      "|211   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__50      |     8|\n",
      "|212   |      mul_16s_10s_26_1_1_U69                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_740                                                                                                                                                 |     8|\n",
      "|213   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__49      |     8|\n",
      "|214   |      mul_16s_10s_26_1_1_U7                                                          |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_741                                                                                                                                                 |    19|\n",
      "|215   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__5       |     8|\n",
      "|216   |      mul_16s_10s_26_1_1_U74                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_742                                                                                                                                                 |     8|\n",
      "|217   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__65      |     8|\n",
      "|218   |      mul_16s_10s_26_1_1_U75                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_743                                                                                                                                                 |     8|\n",
      "|219   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__26      |     8|\n",
      "|220   |      mul_16s_10s_26_1_1_U76                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_744                                                                                                                                                 |    11|\n",
      "|221   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__22      |     8|\n",
      "|222   |      mul_16s_10s_26_1_1_U77                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_745                                                                                                                                                 |    15|\n",
      "|223   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__135   |     8|\n",
      "|224   |      mul_16s_10s_26_1_1_U8                                                          |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_746                                                                                                                                                 |    10|\n",
      "|225   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__188   |     8|\n",
      "|226   |      mul_16s_10s_26_1_1_U80                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_747                                                                                                                                                 |    26|\n",
      "|227   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__86      |     8|\n",
      "|228   |      mul_16s_10s_26_1_1_U88                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_748                                                                                                                                                 |     9|\n",
      "|229   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__22    |     8|\n",
      "|230   |      mul_16s_10s_26_1_1_U9                                                          |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_749                                                                                                                                                 |     8|\n",
      "|231   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__76      |     8|\n",
      "|232   |      mul_16s_10s_26_1_1_U93                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_750                                                                                                                                                 |     8|\n",
      "|233   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__61      |     8|\n",
      "|234   |      mul_16s_10s_26_1_1_U95                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_751                                                                                                                                                 |    12|\n",
      "|235   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__401   |     8|\n",
      "|236   |      mul_16s_10s_26_1_1_U96                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_752                                                                                                                                                 |     8|\n",
      "|237   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__6       |     8|\n",
      "|238   |      mul_16s_10s_26_1_1_U98                                                         |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_753                                                                                                                                                 |     8|\n",
      "|239   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__418   |     8|\n",
      "|240   |      mul_16s_11ns_26_1_1_U100                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_754                                                                                                                                                |     9|\n",
      "|241   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__54      |     8|\n",
      "|242   |      mul_16s_11ns_26_1_1_U101                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_755                                                                                                                                                |     8|\n",
      "|243   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__2       |     8|\n",
      "|244   |      mul_16s_11ns_26_1_1_U104                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_756                                                                                                                                                |    12|\n",
      "|245   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__161   |     8|\n",
      "|246   |      mul_16s_11ns_26_1_1_U112                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_757                                                                                                                                                |    13|\n",
      "|247   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__31      |     8|\n",
      "|248   |      mul_16s_11ns_26_1_1_U113                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_758                                                                                                                                                |    37|\n",
      "|249   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__41      |     8|\n",
      "|250   |      mul_16s_11ns_26_1_1_U15                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_759                                                                                                                                                |     8|\n",
      "|251   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__143   |     8|\n",
      "|252   |      mul_16s_11ns_26_1_1_U156                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_760                                                                                                                                                |     8|\n",
      "|253   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__142   |     8|\n",
      "|254   |      mul_16s_11ns_26_1_1_U163                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_761                                                                                                                                                |    23|\n",
      "|255   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__472   |     8|\n",
      "|256   |      mul_16s_11ns_26_1_1_U183                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_762                                                                                                                                                |    20|\n",
      "|257   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__322   |     8|\n",
      "|258   |      mul_16s_11ns_26_1_1_U185                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_763                                                                                                                                                |    20|\n",
      "|259   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__332   |     8|\n",
      "|260   |      mul_16s_11ns_26_1_1_U194                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_764                                                                                                                                                |     8|\n",
      "|261   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__296   |     8|\n",
      "|262   |      mul_16s_11ns_26_1_1_U202                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_765                                                                                                                                                |     8|\n",
      "|263   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__207   |     8|\n",
      "|264   |      mul_16s_11ns_26_1_1_U212                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_766                                                                                                                                                |     8|\n",
      "|265   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__75      |     8|\n",
      "|266   |      mul_16s_11ns_26_1_1_U221                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_767                                                                                                                                                |     8|\n",
      "|267   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__72      |     8|\n",
      "|268   |      mul_16s_11ns_26_1_1_U222                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_768                                                                                                                                                |     8|\n",
      "|269   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__15      |     8|\n",
      "|270   |      mul_16s_11ns_26_1_1_U224                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_769                                                                                                                                                |    11|\n",
      "|271   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__33      |     8|\n",
      "|272   |      mul_16s_11ns_26_1_1_U228                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_770                                                                                                                                                |    10|\n",
      "|273   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__177   |     8|\n",
      "|274   |      mul_16s_11ns_26_1_1_U237                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_771                                                                                                                                                |    40|\n",
      "|275   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__44    |     8|\n",
      "|276   |      mul_16s_11ns_26_1_1_U31                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_772                                                                                                                                                |    10|\n",
      "|277   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__56      |     8|\n",
      "|278   |      mul_16s_11ns_26_1_1_U35                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_773                                                                                                                                                |    12|\n",
      "|279   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__1       |     8|\n",
      "|280   |      mul_16s_11ns_26_1_1_U46                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_774                                                                                                                                                |     8|\n",
      "|281   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__93      |     8|\n",
      "|282   |      mul_16s_11ns_26_1_1_U53                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_775                                                                                                                                                |     8|\n",
      "|283   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__138   |     8|\n",
      "|284   |      mul_16s_11ns_26_1_1_U57                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_776                                                                                                                                                |     8|\n",
      "|285   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__421   |     8|\n",
      "|286   |      mul_16s_11ns_26_1_1_U68                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_777                                                                                                                                                |    13|\n",
      "|287   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__8       |     8|\n",
      "|288   |      mul_16s_11ns_26_1_1_U78                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_778                                                                                                                                                |    10|\n",
      "|289   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__428   |     8|\n",
      "|290   |      mul_16s_11ns_26_1_1_U86                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_779                                                                                                                                                |     8|\n",
      "|291   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__50      |     8|\n",
      "|292   |      mul_16s_11ns_26_1_1_U91                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_780                                                                                                                                                |     8|\n",
      "|293   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__320   |     8|\n",
      "|294   |      mul_16s_11ns_26_1_1_U92                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_781                                                                                                                                                |     8|\n",
      "|295   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__66      |     8|\n",
      "|296   |      mul_16s_11ns_26_1_1_U97                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_782                                                                                                                                                |     8|\n",
      "|297   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__363   |     8|\n",
      "|298   |      mul_16s_11s_26_1_1_U10                                                         |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_783                                                                                                                                                 |     8|\n",
      "|299   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__10      |     8|\n",
      "|300   |      mul_16s_11s_26_1_1_U111                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_784                                                                                                                                                 |     8|\n",
      "|301   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__77      |     8|\n",
      "|302   |      mul_16s_11s_26_1_1_U114                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_785                                                                                                                                                 |    23|\n",
      "|303   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__487   |     8|\n",
      "|304   |      mul_16s_11s_26_1_1_U137                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_786                                                                                                                                                 |     8|\n",
      "|305   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__327   |     8|\n",
      "|306   |      mul_16s_11s_26_1_1_U138                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_787                                                                                                                                                 |    35|\n",
      "|307   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__224   |     8|\n",
      "|308   |      mul_16s_11s_26_1_1_U151                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_788                                                                                                                                                 |     8|\n",
      "|309   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__38      |     8|\n",
      "|310   |      mul_16s_11s_26_1_1_U16                                                         |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_789                                                                                                                                                 |    11|\n",
      "|311   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__465   |     8|\n",
      "|312   |      mul_16s_11s_26_1_1_U168                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_790                                                                                                                                                 |     8|\n",
      "|313   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__167   |     8|\n",
      "|314   |      mul_16s_11s_26_1_1_U169                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_791                                                                                                                                                 |    36|\n",
      "|315   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__242   |     8|\n",
      "|316   |      mul_16s_11s_26_1_1_U170                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_792                                                                                                                                                 |     8|\n",
      "|317   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__40      |     8|\n",
      "|318   |      mul_16s_11s_26_1_1_U184                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_793                                                                                                                                                 |     8|\n",
      "|319   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__37    |     8|\n",
      "|320   |      mul_16s_11s_26_1_1_U187                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_794                                                                                                                                                 |     8|\n",
      "|321   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__474   |     8|\n",
      "|322   |      mul_16s_11s_26_1_1_U188                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_795                                                                                                                                                 |     8|\n",
      "|323   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__28      |     8|\n",
      "|324   |      mul_16s_11s_26_1_1_U195                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_796                                                                                                                                                 |    12|\n",
      "|325   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__42      |     8|\n",
      "|326   |      mul_16s_11s_26_1_1_U211                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_797                                                                                                                                                 |     8|\n",
      "|327   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__97      |     8|\n",
      "|328   |      mul_16s_11s_26_1_1_U213                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_798                                                                                                                                                 |     8|\n",
      "|329   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__344   |     8|\n",
      "|330   |      mul_16s_11s_26_1_1_U215                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_799                                                                                                                                                 |     8|\n",
      "|331   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__24      |     8|\n",
      "|332   |      mul_16s_11s_26_1_1_U226                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_800                                                                                                                                                 |    10|\n",
      "|333   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__280   |     8|\n",
      "|334   |      mul_16s_11s_26_1_1_U39                                                         |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_801                                                                                                                                                 |    21|\n",
      "|335   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__3       |     8|\n",
      "|336   |      mul_16s_11s_26_1_1_U5                                                          |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_802                                                                                                                                                 |     8|\n",
      "|337   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__54      |     8|\n",
      "|338   |      mul_16s_11s_26_1_1_U54                                                         |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_803                                                                                                                                                 |     8|\n",
      "|339   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__55      |     8|\n",
      "|340   |      mul_16s_11s_26_1_1_U58                                                         |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_804                                                                                                                                                 |     8|\n",
      "|341   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel          |     8|\n",
      "|342   |      mul_16s_11s_26_1_1_U60                                                         |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_805                                                                                                                                                 |    23|\n",
      "|343   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__342   |     8|\n",
      "|344   |      mul_16s_11s_26_1_1_U64                                                         |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_806                                                                                                                                                 |     8|\n",
      "|345   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__51      |     8|\n",
      "|346   |      mul_16s_11s_26_1_1_U71                                                         |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_807                                                                                                                                                 |    16|\n",
      "|347   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__23      |     8|\n",
      "|348   |      mul_16s_11s_26_1_1_U72                                                         |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_808                                                                                                                                                 |     8|\n",
      "|349   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__482   |     8|\n",
      "|350   |      mul_16s_11s_26_1_1_U89                                                         |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_809                                                                                                                                                 |     8|\n",
      "|351   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__19      |     8|\n",
      "|352   |      mul_16s_11s_26_1_1_U99                                                         |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_810                                                                                                                                                 |     8|\n",
      "|353   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__39      |     8|\n",
      "|354   |      mul_16s_12ns_26_1_1_U119                                                       |testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1_811                                                                                                                                                |     8|\n",
      "|355   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__53      |     8|\n",
      "|356   |      mul_16s_12ns_26_1_1_U140                                                       |testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1_812                                                                                                                                                |    17|\n",
      "|357   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__150   |     8|\n",
      "|358   |      mul_16s_12ns_26_1_1_U209                                                       |testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1_813                                                                                                                                                |     9|\n",
      "|359   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__79    |     8|\n",
      "|360   |      mul_16s_12s_26_1_1_U106                                                        |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_814                                                                                                                                                 |     9|\n",
      "|361   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__4       |     8|\n",
      "|362   |      mul_16s_12s_26_1_1_U198                                                        |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_815                                                                                                                                                 |    16|\n",
      "|363   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__37      |     8|\n",
      "|364   |      mul_16s_12s_26_1_1_U36                                                         |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_816                                                                                                                                                 |     8|\n",
      "|365   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__31      |     8|\n",
      "|366   |      mul_16s_12s_26_1_1_U40                                                         |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_817                                                                                                                                                 |     8|\n",
      "|367   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__7       |     8|\n",
      "|368   |      mul_16s_5ns_21_1_1_U130                                                        |testmodel_1_hls4ml_prj_1_mul_16s_5ns_21_1_1_818                                                                                                                                                 |    19|\n",
      "|369   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__57      |     8|\n",
      "|370   |      mul_16s_6ns_22_1_1_U42                                                         |testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1_819                                                                                                                                                 |    28|\n",
      "|371   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__55      |     8|\n",
      "|372   |      mul_16s_7ns_23_1_1_U160                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_820                                                                                                                                                 |    24|\n",
      "|373   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__3       |     8|\n",
      "|374   |      mul_16s_7ns_23_1_1_U173                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_821                                                                                                                                                 |    29|\n",
      "|375   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__12      |     8|\n",
      "|376   |      mul_16s_7s_23_1_1_U148                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_822                                                                                                                                                  |    20|\n",
      "|377   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__15      |     8|\n",
      "|378   |      mul_16s_7s_23_1_1_U172                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_823                                                                                                                                                  |    27|\n",
      "|379   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__9       |     8|\n",
      "|380   |      mul_16s_8ns_24_1_1_U11                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_824                                                                                                                                                 |    10|\n",
      "|381   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__5       |     8|\n",
      "|382   |      mul_16s_8ns_24_1_1_U182                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_825                                                                                                                                                 |    29|\n",
      "|383   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__41      |     8|\n",
      "|384   |      mul_16s_8ns_24_1_1_U193                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_826                                                                                                                                                 |    26|\n",
      "|385   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__46      |     8|\n",
      "|386   |      mul_16s_8ns_24_1_1_U43                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_827                                                                                                                                                 |    26|\n",
      "|387   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__20      |     8|\n",
      "|388   |      mul_16s_8ns_24_1_1_U73                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_828                                                                                                                                                 |    13|\n",
      "|389   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__6       |     8|\n",
      "|390   |      mul_16s_8s_24_1_1_U143                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_829                                                                                                                                                  |     8|\n",
      "|391   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__30      |     8|\n",
      "|392   |      mul_16s_8s_24_1_1_U145                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_830                                                                                                                                                  |    23|\n",
      "|393   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__14      |     8|\n",
      "|394   |      mul_16s_8s_24_1_1_U155                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_831                                                                                                                                                  |    21|\n",
      "|395   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__62      |     8|\n",
      "|396   |      mul_16s_8s_24_1_1_U164                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_832                                                                                                                                                  |    27|\n",
      "|397   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__47      |     8|\n",
      "|398   |      mul_16s_8s_24_1_1_U30                                                          |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_833                                                                                                                                                  |     9|\n",
      "|399   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__11      |     8|\n",
      "|400   |      mul_16s_8s_24_1_1_U79                                                          |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_834                                                                                                                                                  |    27|\n",
      "|401   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__63      |     8|\n",
      "|402   |      mul_16s_8s_24_1_1_U84                                                          |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_835                                                                                                                                                  |    32|\n",
      "|403   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__8       |     8|\n",
      "|404   |      mul_16s_9ns_25_1_1_U110                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_836                                                                                                                                                 |    13|\n",
      "|405   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__43      |     8|\n",
      "|406   |      mul_16s_9ns_25_1_1_U121                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_837                                                                                                                                                 |    14|\n",
      "|407   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__23      |     8|\n",
      "|408   |      mul_16s_9ns_25_1_1_U129                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_838                                                                                                                                                 |     8|\n",
      "|409   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__9       |     8|\n",
      "|410   |      mul_16s_9ns_25_1_1_U132                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_839                                                                                                                                                 |    10|\n",
      "|411   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__35      |     8|\n",
      "|412   |      mul_16s_9ns_25_1_1_U141                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_840                                                                                                                                                 |    10|\n",
      "|413   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__64      |     8|\n",
      "|414   |      mul_16s_9ns_25_1_1_U149                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_841                                                                                                                                                 |     8|\n",
      "|415   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__78      |     8|\n",
      "|416   |      mul_16s_9ns_25_1_1_U154                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_842                                                                                                                                                 |    10|\n",
      "|417   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__16      |     8|\n",
      "|418   |      mul_16s_9ns_25_1_1_U166                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_843                                                                                                                                                 |    20|\n",
      "|419   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__58      |     8|\n",
      "|420   |      mul_16s_9ns_25_1_1_U17                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_844                                                                                                                                                 |     8|\n",
      "|421   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__91      |     8|\n",
      "|422   |      mul_16s_9ns_25_1_1_U18                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_845                                                                                                                                                 |     8|\n",
      "|423   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__96      |     8|\n",
      "|424   |      mul_16s_9ns_25_1_1_U189                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_846                                                                                                                                                 |     8|\n",
      "|425   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__29      |     8|\n",
      "|426   |      mul_16s_9ns_25_1_1_U2                                                          |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_847                                                                                                                                                 |    10|\n",
      "|427   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__51      |     8|\n",
      "|428   |      mul_16s_9ns_25_1_1_U21                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_848                                                                                                                                                 |    10|\n",
      "|429   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__26      |     8|\n",
      "|430   |      mul_16s_9ns_25_1_1_U218                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_849                                                                                                                                                 |     8|\n",
      "|431   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__64      |     8|\n",
      "|432   |      mul_16s_9ns_25_1_1_U22                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_850                                                                                                                                                 |     9|\n",
      "|433   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__25      |     8|\n",
      "|434   |      mul_16s_9ns_25_1_1_U230                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_851                                                                                                                                                 |     8|\n",
      "|435   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__18      |     8|\n",
      "|436   |      mul_16s_9ns_25_1_1_U236                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_852                                                                                                                                                 |     8|\n",
      "|437   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__17      |     8|\n",
      "|438   |      mul_16s_9ns_25_1_1_U238                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_853                                                                                                                                                 |    12|\n",
      "|439   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__37      |     8|\n",
      "|440   |      mul_16s_9ns_25_1_1_U45                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_854                                                                                                                                                 |     8|\n",
      "|441   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__84      |     8|\n",
      "|442   |      mul_16s_9ns_25_1_1_U47                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_855                                                                                                                                                 |     8|\n",
      "|443   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__63      |     8|\n",
      "|444   |      mul_16s_9ns_25_1_1_U55                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_856                                                                                                                                                 |    10|\n",
      "|445   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__60      |     8|\n",
      "|446   |      mul_16s_9ns_25_1_1_U59                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_857                                                                                                                                                 |    14|\n",
      "|447   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__11      |     8|\n",
      "|448   |      mul_16s_9s_25_1_1_U122                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_858                                                                                                                                                  |    10|\n",
      "|449   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__13      |     8|\n",
      "|450   |      mul_16s_9s_25_1_1_U123                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_859                                                                                                                                                  |    14|\n",
      "|451   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__44      |     8|\n",
      "|452   |      mul_16s_9s_25_1_1_U131                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_860                                                                                                                                                  |    10|\n",
      "|453   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__58      |     8|\n",
      "|454   |      mul_16s_9s_25_1_1_U133                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_861                                                                                                                                                  |    10|\n",
      "|455   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__10      |     8|\n",
      "|456   |      mul_16s_9s_25_1_1_U139                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_862                                                                                                                                                  |     8|\n",
      "|457   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__16      |     8|\n",
      "|458   |      mul_16s_9s_25_1_1_U144                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_863                                                                                                                                                  |    10|\n",
      "|459   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__32      |     8|\n",
      "|460   |      mul_16s_9s_25_1_1_U162                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_864                                                                                                                                                  |    24|\n",
      "|461   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__59      |     8|\n",
      "|462   |      mul_16s_9s_25_1_1_U167                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_865                                                                                                                                                  |     8|\n",
      "|463   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__68      |     8|\n",
      "|464   |      mul_16s_9s_25_1_1_U174                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_866                                                                                                                                                  |    12|\n",
      "|465   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__90      |     8|\n",
      "|466   |      mul_16s_9s_25_1_1_U186                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_867                                                                                                                                                  |    10|\n",
      "|467   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__21      |     8|\n",
      "|468   |      mul_16s_9s_25_1_1_U199                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_868                                                                                                                                                  |     8|\n",
      "|469   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__85      |     8|\n",
      "|470   |      mul_16s_9s_25_1_1_U208                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_869                                                                                                                                                  |    11|\n",
      "|471   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel          |     8|\n",
      "|472   |      mul_16s_9s_25_1_1_U26                                                          |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_870                                                                                                                                                  |    15|\n",
      "|473   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__27      |     8|\n",
      "|474   |      mul_16s_9s_25_1_1_U50                                                          |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_871                                                                                                                                                  |     9|\n",
      "|475   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__22      |     8|\n",
      "|476   |      mul_16s_9s_25_1_1_U6                                                           |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_872                                                                                                                                                  |    10|\n",
      "|477   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_11s_26_1_1_U58/tmp_product_funnel__36      |     8|\n",
      "|478   |      mul_16s_9s_25_1_1_U82                                                          |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_873                                                                                                                                                  |    10|\n",
      "|479   |        tmp_product                                                                  |\\dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_75/mul_16s_9s_25_1_1_U208/tmp_product_funnel__36      |     8|\n",
      "|480   |    regslice_both_fc1_input_U                                                        |testmodel_1_hls4ml_prj_1_regslice_both                                                                                                                                                          |  1453|\n",
      "|481   |  dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0                  |testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s                                                                                                       |  6541|\n",
      "|482   |    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_161       |testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s                                                                                                        |  5930|\n",
      "|483   |      mul_16s_10ns_26_1_1_U782                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_459                                                                                                                                                |     8|\n",
      "|484   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__497   |     8|\n",
      "|485   |      mul_16s_10ns_26_1_1_U786                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_460                                                                                                                                                |     8|\n",
      "|486   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__461   |     8|\n",
      "|487   |      mul_16s_10ns_26_1_1_U794                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_461                                                                                                                                                |     8|\n",
      "|488   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__481   |     8|\n",
      "|489   |      mul_16s_10ns_26_1_1_U796                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_462                                                                                                                                                |     8|\n",
      "|490   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__231   |     8|\n",
      "|491   |      mul_16s_10ns_26_1_1_U799                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_463                                                                                                                                                |    12|\n",
      "|492   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__492   |     8|\n",
      "|493   |      mul_16s_10ns_26_1_1_U809                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_464                                                                                                                                                |     9|\n",
      "|494   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__152  |     8|\n",
      "|495   |      mul_16s_10ns_26_1_1_U815                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_465                                                                                                                                                |    10|\n",
      "|496   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__30   |     8|\n",
      "|497   |      mul_16s_10ns_26_1_1_U818                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_466                                                                                                                                                |     8|\n",
      "|498   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__496   |     8|\n",
      "|499   |      mul_16s_10ns_26_1_1_U823                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_467                                                                                                                                                |    15|\n",
      "|500   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__265   |     8|\n",
      "|501   |      mul_16s_10ns_26_1_1_U833                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_468                                                                                                                                                |    10|\n",
      "|502   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__142  |     8|\n",
      "|503   |      mul_16s_10ns_26_1_1_U834                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_469                                                                                                                                                |     8|\n",
      "|504   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__426   |     8|\n",
      "|505   |      mul_16s_10ns_26_1_1_U836                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_470                                                                                                                                                |     8|\n",
      "|506   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__441   |     8|\n",
      "|507   |      mul_16s_10ns_26_1_1_U847                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_471                                                                                                                                                |     8|\n",
      "|508   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__115   |     8|\n",
      "|509   |      mul_16s_10ns_26_1_1_U857                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_472                                                                                                                                                |     8|\n",
      "|510   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__248   |     8|\n",
      "|511   |      mul_16s_10ns_26_1_1_U866                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_473                                                                                                                                                |     8|\n",
      "|512   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__411   |     8|\n",
      "|513   |      mul_16s_10ns_26_1_1_U885                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_474                                                                                                                                                |     8|\n",
      "|514   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__92    |     8|\n",
      "|515   |      mul_16s_10ns_26_1_1_U888                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_475                                                                                                                                                |     8|\n",
      "|516   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__375   |     8|\n",
      "|517   |      mul_16s_10ns_26_1_1_U890                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_476                                                                                                                                                |     9|\n",
      "|518   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__171  |     8|\n",
      "|519   |      mul_16s_10ns_26_1_1_U894                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_477                                                                                                                                                |     9|\n",
      "|520   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__138  |     8|\n",
      "|521   |      mul_16s_10ns_26_1_1_U899                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_478                                                                                                                                                |     9|\n",
      "|522   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__6     |     8|\n",
      "|523   |      mul_16s_10ns_26_1_1_U901                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_479                                                                                                                                                |     8|\n",
      "|524   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__419   |     8|\n",
      "|525   |      mul_16s_10ns_26_1_1_U903                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_480                                                                                                                                                |     8|\n",
      "|526   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__59   |     8|\n",
      "|527   |      mul_16s_10ns_26_1_1_U904                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_481                                                                                                                                                |     8|\n",
      "|528   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__494   |     8|\n",
      "|529   |      mul_16s_10ns_26_1_1_U906                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_482                                                                                                                                                |    15|\n",
      "|530   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__129  |     8|\n",
      "|531   |      mul_16s_10ns_26_1_1_U910                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_483                                                                                                                                                |     8|\n",
      "|532   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__141   |     8|\n",
      "|533   |      mul_16s_10ns_26_1_1_U921                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_484                                                                                                                                                |     8|\n",
      "|534   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__24    |     8|\n",
      "|535   |      mul_16s_10ns_26_1_1_U926                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_485                                                                                                                                                |     8|\n",
      "|536   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__164   |     8|\n",
      "|537   |      mul_16s_10ns_26_1_1_U933                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_486                                                                                                                                                |     8|\n",
      "|538   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__255   |     8|\n",
      "|539   |      mul_16s_10ns_26_1_1_U941                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_487                                                                                                                                                |     8|\n",
      "|540   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__70   |     8|\n",
      "|541   |      mul_16s_10ns_26_1_1_U942                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_488                                                                                                                                                |     8|\n",
      "|542   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__456   |     8|\n",
      "|543   |      mul_16s_10ns_26_1_1_U943                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_489                                                                                                                                                |     9|\n",
      "|544   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__303   |     8|\n",
      "|545   |      mul_16s_10ns_26_1_1_U952                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_490                                                                                                                                                |     8|\n",
      "|546   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__185   |     8|\n",
      "|547   |      mul_16s_10ns_26_1_1_U954                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_491                                                                                                                                                |     8|\n",
      "|548   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__251   |     8|\n",
      "|549   |      mul_16s_10ns_26_1_1_U955                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_492                                                                                                                                                |     8|\n",
      "|550   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__172  |     8|\n",
      "|551   |      mul_16s_10ns_26_1_1_U957                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_493                                                                                                                                                |     8|\n",
      "|552   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__422   |     8|\n",
      "|553   |      mul_16s_10ns_26_1_1_U960                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_494                                                                                                                                                |     8|\n",
      "|554   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__458   |     8|\n",
      "|555   |      mul_16s_10ns_26_1_1_U964                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_495                                                                                                                                                |     9|\n",
      "|556   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__149  |     8|\n",
      "|557   |      mul_16s_10ns_26_1_1_U965                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_496                                                                                                                                                |     8|\n",
      "|558   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__300   |     8|\n",
      "|559   |      mul_16s_10ns_26_1_1_U972                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_497                                                                                                                                                |     8|\n",
      "|560   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__53    |     8|\n",
      "|561   |      mul_16s_10ns_26_1_1_U979                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_498                                                                                                                                                |     8|\n",
      "|562   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__192   |     8|\n",
      "|563   |      mul_16s_10ns_26_1_1_U982                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_499                                                                                                                                                |    26|\n",
      "|564   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__206   |     8|\n",
      "|565   |      mul_16s_10ns_26_1_1_U984                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_500                                                                                                                                                |     8|\n",
      "|566   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__36    |     8|\n",
      "|567   |      mul_16s_10ns_26_1_1_U985                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_501                                                                                                                                                |     8|\n",
      "|568   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__218   |     8|\n",
      "|569   |      mul_16s_10s_26_1_1_U768                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_502                                                                                                                                                 |    11|\n",
      "|570   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__15   |     8|\n",
      "|571   |      mul_16s_10s_26_1_1_U773                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_503                                                                                                                                                 |     8|\n",
      "|572   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__184   |     8|\n",
      "|573   |      mul_16s_10s_26_1_1_U774                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_504                                                                                                                                                 |     8|\n",
      "|574   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__371   |     8|\n",
      "|575   |      mul_16s_10s_26_1_1_U776                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_505                                                                                                                                                 |     8|\n",
      "|576   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__183   |     8|\n",
      "|577   |      mul_16s_10s_26_1_1_U777                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_506                                                                                                                                                 |     8|\n",
      "|578   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__495   |     8|\n",
      "|579   |      mul_16s_10s_26_1_1_U788                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_507                                                                                                                                                 |     8|\n",
      "|580   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__239   |     8|\n",
      "|581   |      mul_16s_10s_26_1_1_U793                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_508                                                                                                                                                 |     8|\n",
      "|582   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__6    |     8|\n",
      "|583   |      mul_16s_10s_26_1_1_U795                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_509                                                                                                                                                 |    26|\n",
      "|584   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__237   |     8|\n",
      "|585   |      mul_16s_10s_26_1_1_U798                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_510                                                                                                                                                 |     8|\n",
      "|586   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__450   |     8|\n",
      "|587   |      mul_16s_10s_26_1_1_U803                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_511                                                                                                                                                 |     9|\n",
      "|588   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__119   |     8|\n",
      "|589   |      mul_16s_10s_26_1_1_U806                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_512                                                                                                                                                 |     8|\n",
      "|590   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__244   |     8|\n",
      "|591   |      mul_16s_10s_26_1_1_U827                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_513                                                                                                                                                 |    18|\n",
      "|592   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__114  |     8|\n",
      "|593   |      mul_16s_10s_26_1_1_U832                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_514                                                                                                                                                 |     9|\n",
      "|594   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__115  |     8|\n",
      "|595   |      mul_16s_10s_26_1_1_U838                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_515                                                                                                                                                 |     8|\n",
      "|596   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__339   |     8|\n",
      "|597   |      mul_16s_10s_26_1_1_U846                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_516                                                                                                                                                 |     8|\n",
      "|598   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__302   |     8|\n",
      "|599   |      mul_16s_10s_26_1_1_U853                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_517                                                                                                                                                 |     8|\n",
      "|600   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__127   |     8|\n",
      "|601   |      mul_16s_10s_26_1_1_U862                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_518                                                                                                                                                 |     8|\n",
      "|602   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__414   |     8|\n",
      "|603   |      mul_16s_10s_26_1_1_U863                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_519                                                                                                                                                 |    11|\n",
      "|604   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__77   |     8|\n",
      "|605   |      mul_16s_10s_26_1_1_U873                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_520                                                                                                                                                 |     9|\n",
      "|606   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__72    |     8|\n",
      "|607   |      mul_16s_10s_26_1_1_U878                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_521                                                                                                                                                 |     9|\n",
      "|608   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__68    |     8|\n",
      "|609   |      mul_16s_10s_26_1_1_U879                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_522                                                                                                                                                 |     8|\n",
      "|610   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__202   |     8|\n",
      "|611   |      mul_16s_10s_26_1_1_U887                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_523                                                                                                                                                 |     8|\n",
      "|612   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__71    |     8|\n",
      "|613   |      mul_16s_10s_26_1_1_U889                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_524                                                                                                                                                 |     8|\n",
      "|614   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__281   |     8|\n",
      "|615   |      mul_16s_10s_26_1_1_U893                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_525                                                                                                                                                 |     8|\n",
      "|616   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__221   |     8|\n",
      "|617   |      mul_16s_10s_26_1_1_U895                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_526                                                                                                                                                 |     8|\n",
      "|618   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__460   |     8|\n",
      "|619   |      mul_16s_10s_26_1_1_U912                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_527                                                                                                                                                 |     8|\n",
      "|620   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__511   |     8|\n",
      "|621   |      mul_16s_10s_26_1_1_U913                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_528                                                                                                                                                 |     8|\n",
      "|622   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__240   |     8|\n",
      "|623   |      mul_16s_10s_26_1_1_U920                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_529                                                                                                                                                 |     8|\n",
      "|624   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__81    |     8|\n",
      "|625   |      mul_16s_10s_26_1_1_U934                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_530                                                                                                                                                 |     8|\n",
      "|626   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__276   |     8|\n",
      "|627   |      mul_16s_10s_26_1_1_U937                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_531                                                                                                                                                 |    13|\n",
      "|628   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__66   |     8|\n",
      "|629   |      mul_16s_10s_26_1_1_U938                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_532                                                                                                                                                 |     8|\n",
      "|630   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__179   |     8|\n",
      "|631   |      mul_16s_10s_26_1_1_U944                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_533                                                                                                                                                 |     8|\n",
      "|632   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__393   |     8|\n",
      "|633   |      mul_16s_10s_26_1_1_U946                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_534                                                                                                                                                 |    14|\n",
      "|634   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__187  |     8|\n",
      "|635   |      mul_16s_10s_26_1_1_U950                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_535                                                                                                                                                 |     8|\n",
      "|636   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__5    |     8|\n",
      "|637   |      mul_16s_10s_26_1_1_U953                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_536                                                                                                                                                 |     8|\n",
      "|638   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__480   |     8|\n",
      "|639   |      mul_16s_10s_26_1_1_U956                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_537                                                                                                                                                 |     8|\n",
      "|640   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__116  |     8|\n",
      "|641   |      mul_16s_10s_26_1_1_U958                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_538                                                                                                                                                 |     9|\n",
      "|642   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__62   |     8|\n",
      "|643   |      mul_16s_10s_26_1_1_U970                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_539                                                                                                                                                 |     8|\n",
      "|644   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__3     |     8|\n",
      "|645   |      mul_16s_10s_26_1_1_U987                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_540                                                                                                                                                 |     8|\n",
      "|646   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__275   |     8|\n",
      "|647   |      mul_16s_11ns_26_1_1_U771                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_541                                                                                                                                                |     8|\n",
      "|648   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__427   |     8|\n",
      "|649   |      mul_16s_11ns_26_1_1_U790                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_542                                                                                                                                                |     8|\n",
      "|650   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__55    |     8|\n",
      "|651   |      mul_16s_11ns_26_1_1_U808                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_543                                                                                                                                                |     8|\n",
      "|652   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__52    |     8|\n",
      "|653   |      mul_16s_11ns_26_1_1_U813                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_544                                                                                                                                                |     9|\n",
      "|654   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__33   |     8|\n",
      "|655   |      mul_16s_11ns_26_1_1_U819                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_545                                                                                                                                                |     8|\n",
      "|656   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__269   |     8|\n",
      "|657   |      mul_16s_11ns_26_1_1_U826                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_546                                                                                                                                                |     8|\n",
      "|658   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__360   |     8|\n",
      "|659   |      mul_16s_11ns_26_1_1_U844                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_547                                                                                                                                                |     9|\n",
      "|660   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__463   |     8|\n",
      "|661   |      mul_16s_11ns_26_1_1_U845                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_548                                                                                                                                                |     8|\n",
      "|662   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__437   |     8|\n",
      "|663   |      mul_16s_11ns_26_1_1_U850                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_549                                                                                                                                                |     9|\n",
      "|664   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__54   |     8|\n",
      "|665   |      mul_16s_11ns_26_1_1_U861                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_550                                                                                                                                                |     8|\n",
      "|666   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__433   |     8|\n",
      "|667   |      mul_16s_11ns_26_1_1_U865                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_551                                                                                                                                                |     8|\n",
      "|668   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__429   |     8|\n",
      "|669   |      mul_16s_11ns_26_1_1_U881                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_552                                                                                                                                                |     8|\n",
      "|670   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__49    |     8|\n",
      "|671   |      mul_16s_11ns_26_1_1_U897                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_553                                                                                                                                                |     9|\n",
      "|672   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__139   |     8|\n",
      "|673   |      mul_16s_11ns_26_1_1_U905                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_554                                                                                                                                                |     8|\n",
      "|674   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__372   |     8|\n",
      "|675   |      mul_16s_11ns_26_1_1_U911                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_555                                                                                                                                                |     8|\n",
      "|676   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__489   |     8|\n",
      "|677   |      mul_16s_11ns_26_1_1_U916                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_556                                                                                                                                                |     8|\n",
      "|678   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__67   |     8|\n",
      "|679   |      mul_16s_11ns_26_1_1_U927                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_557                                                                                                                                                |    34|\n",
      "|680   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__7    |     8|\n",
      "|681   |      mul_16s_11ns_26_1_1_U951                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_558                                                                                                                                                |     9|\n",
      "|682   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__178  |     8|\n",
      "|683   |      mul_16s_11ns_26_1_1_U959                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_559                                                                                                                                                |     8|\n",
      "|684   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__195   |     8|\n",
      "|685   |      mul_16s_11ns_26_1_1_U961                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_560                                                                                                                                                |    33|\n",
      "|686   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__82   |     8|\n",
      "|687   |      mul_16s_11ns_26_1_1_U968                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_561                                                                                                                                                |     9|\n",
      "|688   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__74    |     8|\n",
      "|689   |      mul_16s_11ns_26_1_1_U971                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_562                                                                                                                                                |     9|\n",
      "|690   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__83   |     8|\n",
      "|691   |      mul_16s_11ns_26_1_1_U973                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_563                                                                                                                                                |     8|\n",
      "|692   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__132   |     8|\n",
      "|693   |      mul_16s_11ns_26_1_1_U976                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_564                                                                                                                                                |     8|\n",
      "|694   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__501   |     8|\n",
      "|695   |      mul_16s_11s_26_1_1_U770                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_565                                                                                                                                                 |     8|\n",
      "|696   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__21    |     8|\n",
      "|697   |      mul_16s_11s_26_1_1_U772                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_566                                                                                                                                                 |     8|\n",
      "|698   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__520   |     8|\n",
      "|699   |      mul_16s_11s_26_1_1_U784                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_567                                                                                                                                                 |     9|\n",
      "|700   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__45    |     8|\n",
      "|701   |      mul_16s_11s_26_1_1_U800                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_568                                                                                                                                                 |     8|\n",
      "|702   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__386   |     8|\n",
      "|703   |      mul_16s_11s_26_1_1_U804                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_569                                                                                                                                                 |     8|\n",
      "|704   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__359   |     8|\n",
      "|705   |      mul_16s_11s_26_1_1_U811                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_570                                                                                                                                                 |     8|\n",
      "|706   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__109   |     8|\n",
      "|707   |      mul_16s_11s_26_1_1_U816                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_571                                                                                                                                                 |     8|\n",
      "|708   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__34    |     8|\n",
      "|709   |      mul_16s_11s_26_1_1_U824                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_572                                                                                                                                                 |     9|\n",
      "|710   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__1    |     8|\n",
      "|711   |      mul_16s_11s_26_1_1_U835                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_573                                                                                                                                                 |     8|\n",
      "|712   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__452   |     8|\n",
      "|713   |      mul_16s_11s_26_1_1_U843                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_574                                                                                                                                                 |     8|\n",
      "|714   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__189   |     8|\n",
      "|715   |      mul_16s_11s_26_1_1_U848                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_575                                                                                                                                                 |    13|\n",
      "|716   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__148   |     8|\n",
      "|717   |      mul_16s_11s_26_1_1_U849                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_576                                                                                                                                                 |     9|\n",
      "|718   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__69   |     8|\n",
      "|719   |      mul_16s_11s_26_1_1_U854                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_577                                                                                                                                                 |     8|\n",
      "|720   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__336   |     8|\n",
      "|721   |      mul_16s_11s_26_1_1_U860                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_578                                                                                                                                                 |     8|\n",
      "|722   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__257   |     8|\n",
      "|723   |      mul_16s_11s_26_1_1_U868                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_579                                                                                                                                                 |     8|\n",
      "|724   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__390   |     8|\n",
      "|725   |      mul_16s_11s_26_1_1_U875                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_580                                                                                                                                                 |     8|\n",
      "|726   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__490   |     8|\n",
      "|727   |      mul_16s_11s_26_1_1_U876                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_581                                                                                                                                                 |     8|\n",
      "|728   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__168   |     8|\n",
      "|729   |      mul_16s_11s_26_1_1_U877                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_582                                                                                                                                                 |     8|\n",
      "|730   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__226   |     8|\n",
      "|731   |      mul_16s_11s_26_1_1_U892                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_583                                                                                                                                                 |     8|\n",
      "|732   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__356   |     8|\n",
      "|733   |      mul_16s_11s_26_1_1_U907                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_584                                                                                                                                                 |     8|\n",
      "|734   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__49   |     8|\n",
      "|735   |      mul_16s_11s_26_1_1_U914                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_585                                                                                                                                                 |     8|\n",
      "|736   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__379   |     8|\n",
      "|737   |      mul_16s_11s_26_1_1_U925                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_586                                                                                                                                                 |     8|\n",
      "|738   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__478   |     8|\n",
      "|739   |      mul_16s_11s_26_1_1_U929                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_587                                                                                                                                                 |     8|\n",
      "|740   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__12   |     8|\n",
      "|741   |      mul_16s_11s_26_1_1_U980                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_588                                                                                                                                                 |     8|\n",
      "|742   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__402   |     8|\n",
      "|743   |      mul_16s_11s_26_1_1_U986                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_589                                                                                                                                                 |    26|\n",
      "|744   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__50    |     8|\n",
      "|745   |      mul_16s_12s_26_1_1_U814                                                        |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_590                                                                                                                                                 |     8|\n",
      "|746   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__200   |     8|\n",
      "|747   |      mul_16s_12s_26_1_1_U829                                                        |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_591                                                                                                                                                 |     8|\n",
      "|748   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__122   |     8|\n",
      "|749   |      mul_16s_12s_26_1_1_U880                                                        |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_592                                                                                                                                                 |     8|\n",
      "|750   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__223   |     8|\n",
      "|751   |      mul_16s_12s_26_1_1_U898                                                        |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_593                                                                                                                                                 |    72|\n",
      "|752   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__79   |     8|\n",
      "|753   |      mul_16s_12s_26_1_1_U931                                                        |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_594                                                                                                                                                 |     8|\n",
      "|754   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__156   |     8|\n",
      "|755   |      mul_16s_12s_26_1_1_U977                                                        |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_595                                                                                                                                                 |    39|\n",
      "|756   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__147   |     8|\n",
      "|757   |      mul_16s_12s_26_1_1_U983                                                        |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_596                                                                                                                                                 |     8|\n",
      "|758   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__238   |     8|\n",
      "|759   |      mul_16s_5ns_21_1_1_U915                                                        |testmodel_1_hls4ml_prj_1_mul_16s_5ns_21_1_1                                                                                                                                                     |    19|\n",
      "|760   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__104  |     8|\n",
      "|761   |      mul_16s_6ns_22_1_1_U974                                                        |testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1_597                                                                                                                                                 |    24|\n",
      "|762   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__166  |     8|\n",
      "|763   |      mul_16s_6s_22_1_1_U767                                                         |testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1_598                                                                                                                                                  |    11|\n",
      "|764   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__57   |     8|\n",
      "|765   |      mul_16s_6s_22_1_1_U839                                                         |testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1_599                                                                                                                                                  |    25|\n",
      "|766   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__157  |     8|\n",
      "|767   |      mul_16s_6s_22_1_1_U936                                                         |testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1_600                                                                                                                                                  |    29|\n",
      "|768   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__87   |     8|\n",
      "|769   |      mul_16s_7ns_23_1_1_U781                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_601                                                                                                                                                 |    25|\n",
      "|770   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__86   |     8|\n",
      "|771   |      mul_16s_7ns_23_1_1_U919                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_602                                                                                                                                                 |    31|\n",
      "|772   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__103  |     8|\n",
      "|773   |      mul_16s_7s_23_1_1_U831                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_603                                                                                                                                                  |    24|\n",
      "|774   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__358   |     8|\n",
      "|775   |      mul_16s_7s_23_1_1_U922                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_604                                                                                                                                                  |    23|\n",
      "|776   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__4     |     8|\n",
      "|777   |      mul_16s_8ns_24_1_1_U802                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_605                                                                                                                                                 |     9|\n",
      "|778   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__449   |     8|\n",
      "|779   |      mul_16s_8ns_24_1_1_U837                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_606                                                                                                                                                 |    27|\n",
      "|780   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__11   |     8|\n",
      "|781   |      mul_16s_8ns_24_1_1_U975                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_607                                                                                                                                                 |    88|\n",
      "|782   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__151  |     8|\n",
      "|783   |      mul_16s_8s_24_1_1_U797                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_608                                                                                                                                                  |    11|\n",
      "|784   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__23   |     8|\n",
      "|785   |      mul_16s_8s_24_1_1_U852                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_609                                                                                                                                                  |     8|\n",
      "|786   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__123  |     8|\n",
      "|787   |      mul_16s_8s_24_1_1_U874                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_610                                                                                                                                                  |    10|\n",
      "|788   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__28   |     8|\n",
      "|789   |      mul_16s_9ns_25_1_1_U775                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_611                                                                                                                                                 |     8|\n",
      "|790   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__432   |     8|\n",
      "|791   |      mul_16s_9ns_25_1_1_U812                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_612                                                                                                                                                 |     8|\n",
      "|792   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__385   |     8|\n",
      "|793   |      mul_16s_9ns_25_1_1_U817                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_613                                                                                                                                                 |     8|\n",
      "|794   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__293   |     8|\n",
      "|795   |      mul_16s_9ns_25_1_1_U830                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_614                                                                                                                                                 |    17|\n",
      "|796   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__259   |     8|\n",
      "|797   |      mul_16s_9ns_25_1_1_U856                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_615                                                                                                                                                 |    18|\n",
      "|798   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__153  |     8|\n",
      "|799   |      mul_16s_9ns_25_1_1_U858                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_616                                                                                                                                                 |    40|\n",
      "|800   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__175  |     8|\n",
      "|801   |      mul_16s_9ns_25_1_1_U902                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_617                                                                                                                                                 |     8|\n",
      "|802   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__150  |     8|\n",
      "|803   |      mul_16s_9ns_25_1_1_U908                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_618                                                                                                                                                 |     8|\n",
      "|804   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__462   |     8|\n",
      "|805   |      mul_16s_9ns_25_1_1_U917                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_619                                                                                                                                                 |    19|\n",
      "|806   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__27   |     8|\n",
      "|807   |      mul_16s_9ns_25_1_1_U918                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_620                                                                                                                                                 |    25|\n",
      "|808   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__366   |     8|\n",
      "|809   |      mul_16s_9ns_25_1_1_U930                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_621                                                                                                                                                 |     9|\n",
      "|810   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__42   |     8|\n",
      "|811   |      mul_16s_9ns_25_1_1_U935                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_622                                                                                                                                                 |    85|\n",
      "|812   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__43   |     8|\n",
      "|813   |      mul_16s_9ns_25_1_1_U939                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_623                                                                                                                                                 |     9|\n",
      "|814   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__408   |     8|\n",
      "|815   |      mul_16s_9ns_25_1_1_U966                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_624                                                                                                                                                 |    25|\n",
      "|816   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__125   |     8|\n",
      "|817   |      mul_16s_9ns_25_1_1_U988                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_625                                                                                                                                                 |    10|\n",
      "|818   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__25   |     8|\n",
      "|819   |      mul_16s_9s_25_1_1_U828                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_626                                                                                                                                                  |     8|\n",
      "|820   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__3    |     8|\n",
      "|821   |      mul_16s_9s_25_1_1_U855                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_627                                                                                                                                                  |    17|\n",
      "|822   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__26   |     8|\n",
      "|823   |      mul_16s_9s_25_1_1_U859                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_628                                                                                                                                                  |     9|\n",
      "|824   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__58   |     8|\n",
      "|825   |      mul_16s_9s_25_1_1_U864                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_629                                                                                                                                                  |    17|\n",
      "|826   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__140  |     8|\n",
      "|827   |      mul_16s_9s_25_1_1_U909                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_630                                                                                                                                                  |     8|\n",
      "|828   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__468   |     8|\n",
      "|829   |      mul_16s_9s_25_1_1_U947                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_631                                                                                                                                                  |     8|\n",
      "|830   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__108   |     8|\n",
      "|831   |      mul_16s_9s_25_1_1_U948                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_632                                                                                                                                                  |    19|\n",
      "|832   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__341   |     8|\n",
      "|833   |      mul_16s_9s_25_1_1_U963                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_633                                                                                                                                                  |     8|\n",
      "|834   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__102  |     8|\n",
      "|835   |      mul_16s_9s_25_1_1_U967                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_634                                                                                                                                                  |     8|\n",
      "|836   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__76   |     8|\n",
      "|837   |      mul_16s_9s_25_1_1_U981                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_635                                                                                                                                                  |     9|\n",
      "|838   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__330   |     8|\n",
      "|839   |  dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0                  |testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s                                                                                                       |  1223|\n",
      "|840   |    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_121      |testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s                                                                                                       |  1132|\n",
      "|841   |      mul_16s_10ns_26_1_1_U1033                                                      |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_420                                                                                                                                                |     8|\n",
      "|842   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__98    |     8|\n",
      "|843   |      mul_16s_10ns_26_1_1_U1034                                                      |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_421                                                                                                                                                |     8|\n",
      "|844   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__417   |     8|\n",
      "|845   |      mul_16s_10ns_26_1_1_U1036                                                      |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_422                                                                                                                                                |     8|\n",
      "|846   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__392   |     8|\n",
      "|847   |      mul_16s_10ns_26_1_1_U1051                                                      |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_423                                                                                                                                                |     8|\n",
      "|848   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__507   |     8|\n",
      "|849   |      mul_16s_10ns_26_1_1_U1053                                                      |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_424                                                                                                                                                |     8|\n",
      "|850   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__120   |     8|\n",
      "|851   |      mul_16s_10ns_26_1_1_U1062                                                      |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_425                                                                                                                                                |    16|\n",
      "|852   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__10   |     8|\n",
      "|853   |      mul_16s_10s_26_1_1_U1040                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_426                                                                                                                                                 |     8|\n",
      "|854   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__270   |     8|\n",
      "|855   |      mul_16s_10s_26_1_1_U1042                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_427                                                                                                                                                 |     8|\n",
      "|856   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__95    |     8|\n",
      "|857   |      mul_16s_10s_26_1_1_U1059                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_428                                                                                                                                                 |     8|\n",
      "|858   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__56   |     8|\n",
      "|859   |      mul_16s_11ns_26_1_1_U1027                                                      |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_429                                                                                                                                                |    25|\n",
      "|860   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__146  |     8|\n",
      "|861   |      mul_16s_11ns_26_1_1_U1031                                                      |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_430                                                                                                                                                |     8|\n",
      "|862   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__424   |     8|\n",
      "|863   |      mul_16s_11ns_26_1_1_U1038                                                      |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_431                                                                                                                                                |    19|\n",
      "|864   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__508   |     8|\n",
      "|865   |      mul_16s_11ns_26_1_1_U1057                                                      |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_432                                                                                                                                                |     8|\n",
      "|866   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__65    |     8|\n",
      "|867   |      mul_16s_11ns_26_1_1_U1060                                                      |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_433                                                                                                                                                |     8|\n",
      "|868   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__439   |     8|\n",
      "|869   |      mul_16s_11ns_26_1_1_U1064                                                      |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_434                                                                                                                                                |     8|\n",
      "|870   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__215   |     8|\n",
      "|871   |      mul_16s_11s_26_1_1_U1026                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_435                                                                                                                                                 |     8|\n",
      "|872   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__133  |     8|\n",
      "|873   |      mul_16s_11s_26_1_1_U1029                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_436                                                                                                                                                 |     8|\n",
      "|874   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__172   |     8|\n",
      "|875   |      mul_16s_11s_26_1_1_U1030                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_437                                                                                                                                                 |    12|\n",
      "|876   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__178   |     8|\n",
      "|877   |      mul_16s_11s_26_1_1_U1032                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_438                                                                                                                                                 |     8|\n",
      "|878   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__48    |     8|\n",
      "|879   |      mul_16s_11s_26_1_1_U1035                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_439                                                                                                                                                 |     9|\n",
      "|880   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__50   |     8|\n",
      "|881   |      mul_16s_11s_26_1_1_U1037                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_440                                                                                                                                                 |     8|\n",
      "|882   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__7     |     8|\n",
      "|883   |      mul_16s_11s_26_1_1_U1039                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_441                                                                                                                                                 |     9|\n",
      "|884   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__97   |     8|\n",
      "|885   |      mul_16s_11s_26_1_1_U1041                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_442                                                                                                                                                 |     8|\n",
      "|886   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__435   |     8|\n",
      "|887   |      mul_16s_11s_26_1_1_U1045                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_443                                                                                                                                                 |     8|\n",
      "|888   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__168  |     8|\n",
      "|889   |      mul_16s_11s_26_1_1_U1047                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_444                                                                                                                                                 |     8|\n",
      "|890   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__23    |     8|\n",
      "|891   |      mul_16s_11s_26_1_1_U1048                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_445                                                                                                                                                 |     8|\n",
      "|892   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__60   |     8|\n",
      "|893   |      mul_16s_11s_26_1_1_U1049                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_446                                                                                                                                                 |    16|\n",
      "|894   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__158  |     8|\n",
      "|895   |      mul_16s_11s_26_1_1_U1052                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_447                                                                                                                                                 |     8|\n",
      "|896   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__86    |     8|\n",
      "|897   |      mul_16s_11s_26_1_1_U1054                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_448                                                                                                                                                 |     8|\n",
      "|898   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__479   |     8|\n",
      "|899   |      mul_16s_11s_26_1_1_U1055                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_449                                                                                                                                                 |     8|\n",
      "|900   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__340   |     8|\n",
      "|901   |      mul_16s_11s_26_1_1_U1058                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_450                                                                                                                                                 |     8|\n",
      "|902   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__77    |     8|\n",
      "|903   |      mul_16s_11s_26_1_1_U1061                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_451                                                                                                                                                 |     8|\n",
      "|904   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__55   |     8|\n",
      "|905   |      mul_16s_12ns_26_1_1_U1025                                                      |testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1                                                                                                                                                    |     8|\n",
      "|906   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__263   |     8|\n",
      "|907   |      mul_16s_12ns_26_1_1_U1043                                                      |testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1_452                                                                                                                                                |    10|\n",
      "|908   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__38   |     8|\n",
      "|909   |      mul_16s_12ns_26_1_1_U1044                                                      |testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1_453                                                                                                                                                |     8|\n",
      "|910   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__380   |     8|\n",
      "|911   |      mul_16s_12ns_26_1_1_U1050                                                      |testmodel_1_hls4ml_prj_1_mul_16s_12ns_26_1_1_454                                                                                                                                                |     8|\n",
      "|912   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__2    |     8|\n",
      "|913   |      mul_16s_12s_26_1_1_U1028                                                       |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_455                                                                                                                                                 |     9|\n",
      "|914   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__41    |     8|\n",
      "|915   |      mul_16s_12s_26_1_1_U1046                                                       |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_456                                                                                                                                                 |     8|\n",
      "|916   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__469   |     8|\n",
      "|917   |      mul_16s_12s_26_1_1_U1056                                                       |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1_457                                                                                                                                                 |     8|\n",
      "|918   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__403   |     8|\n",
      "|919   |      mul_16s_9ns_25_1_1_U1063                                                       |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_458                                                                                                                                                 |    10|\n",
      "|920   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__101  |     8|\n",
      "|921   |  dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0                  |testmodel_1_hls4ml_prj_1_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s                                                                                                       | 16774|\n",
      "|922   |    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285       |testmodel_1_hls4ml_prj_1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s                                                                                                        | 15599|\n",
      "|923   |      mul_16s_10ns_26_1_1_U274                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1                                                                                                                                                    |     8|\n",
      "|924   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__216   |     8|\n",
      "|925   |      mul_16s_10ns_26_1_1_U278                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_12                                                                                                                                                 |     8|\n",
      "|926   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__412   |     8|\n",
      "|927   |      mul_16s_10ns_26_1_1_U279                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_13                                                                                                                                                 |    43|\n",
      "|928   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__155  |     8|\n",
      "|929   |      mul_16s_10ns_26_1_1_U280                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_14                                                                                                                                                 |     8|\n",
      "|930   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__357   |     8|\n",
      "|931   |      mul_16s_10ns_26_1_1_U292                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_15                                                                                                                                                 |     9|\n",
      "|932   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__18   |     8|\n",
      "|933   |      mul_16s_10ns_26_1_1_U300                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_17                                                                                                                                                 |    41|\n",
      "|934   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__32   |     8|\n",
      "|935   |      mul_16s_10ns_26_1_1_U301                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_18                                                                                                                                                 |     8|\n",
      "|936   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__99    |     8|\n",
      "|937   |      mul_16s_10ns_26_1_1_U308                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_20                                                                                                                                                 |    71|\n",
      "|938   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__17   |     8|\n",
      "|939   |      mul_16s_10ns_26_1_1_U317                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_21                                                                                                                                                 |    26|\n",
      "|940   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__228   |     8|\n",
      "|941   |      mul_16s_10ns_26_1_1_U321                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_22                                                                                                                                                 |    39|\n",
      "|942   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__518   |     8|\n",
      "|943   |      mul_16s_10ns_26_1_1_U335                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_23                                                                                                                                                 |    39|\n",
      "|944   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__106   |     8|\n",
      "|945   |      mul_16s_10ns_26_1_1_U339                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_25                                                                                                                                                 |    26|\n",
      "|946   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__199   |     8|\n",
      "|947   |      mul_16s_10ns_26_1_1_U340                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_26                                                                                                                                                 |     8|\n",
      "|948   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__186  |     8|\n",
      "|949   |      mul_16s_10ns_26_1_1_U341                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_27                                                                                                                                                 |     9|\n",
      "|950   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__54    |     8|\n",
      "|951   |      mul_16s_10ns_26_1_1_U357                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_30                                                                                                                                                 |    24|\n",
      "|952   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__347   |     8|\n",
      "|953   |      mul_16s_10ns_26_1_1_U362                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_31                                                                                                                                                 |     8|\n",
      "|954   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__323   |     8|\n",
      "|955   |      mul_16s_10ns_26_1_1_U366                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_32                                                                                                                                                 |     8|\n",
      "|956   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__132  |     8|\n",
      "|957   |      mul_16s_10ns_26_1_1_U370                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_33                                                                                                                                                 |    55|\n",
      "|958   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__144  |     8|\n",
      "|959   |      mul_16s_10ns_26_1_1_U378                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_34                                                                                                                                                 |     8|\n",
      "|960   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__20    |     8|\n",
      "|961   |      mul_16s_10ns_26_1_1_U391                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_35                                                                                                                                                 |    10|\n",
      "|962   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__517   |     8|\n",
      "|963   |      mul_16s_10ns_26_1_1_U397                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_37                                                                                                                                                 |    26|\n",
      "|964   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__459   |     8|\n",
      "|965   |      mul_16s_10ns_26_1_1_U402                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_39                                                                                                                                                 |    39|\n",
      "|966   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__362   |     8|\n",
      "|967   |      mul_16s_10ns_26_1_1_U404                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_40                                                                                                                                                 |    86|\n",
      "|968   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__72   |     8|\n",
      "|969   |      mul_16s_10ns_26_1_1_U414                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_41                                                                                                                                                 |     8|\n",
      "|970   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__123   |     8|\n",
      "|971   |      mul_16s_10ns_26_1_1_U419                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_44                                                                                                                                                 |     9|\n",
      "|972   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__112  |     8|\n",
      "|973   |      mul_16s_10ns_26_1_1_U422                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_45                                                                                                                                                 |    39|\n",
      "|974   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__131   |     8|\n",
      "|975   |      mul_16s_10ns_26_1_1_U431                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_49                                                                                                                                                 |    26|\n",
      "|976   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__396   |     8|\n",
      "|977   |      mul_16s_10ns_26_1_1_U432                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_50                                                                                                                                                 |     8|\n",
      "|978   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__111  |     8|\n",
      "|979   |      mul_16s_10ns_26_1_1_U438                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_51                                                                                                                                                 |     8|\n",
      "|980   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__331   |     8|\n",
      "|981   |      mul_16s_10ns_26_1_1_U441                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_52                                                                                                                                                 |    10|\n",
      "|982   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__181  |     8|\n",
      "|983   |      mul_16s_10ns_26_1_1_U448                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_53                                                                                                                                                 |    10|\n",
      "|984   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__84    |     8|\n",
      "|985   |      mul_16s_10ns_26_1_1_U449                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_54                                                                                                                                                 |     8|\n",
      "|986   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__93    |     8|\n",
      "|987   |      mul_16s_10ns_26_1_1_U458                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_56                                                                                                                                                 |     8|\n",
      "|988   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__29    |     8|\n",
      "|989   |      mul_16s_10ns_26_1_1_U457                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_55                                                                                                                                                 |     8|\n",
      "|990   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__425   |     8|\n",
      "|991   |      mul_16s_10ns_26_1_1_U479                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_61                                                                                                                                                 |     8|\n",
      "|992   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__278   |     8|\n",
      "|993   |      mul_16s_10ns_26_1_1_U538                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_76                                                                                                                                                 |    39|\n",
      "|994   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__477   |     8|\n",
      "|995   |      mul_16s_10ns_26_1_1_U658                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_108                                                                                                                                                |    26|\n",
      "|996   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__201   |     8|\n",
      "|997   |      mult_577_reg_886273_reg                                                        |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mult_577_reg_886273_reg_funnel                    |     8|\n",
      "|998   |      mul_16s_10ns_26_1_1_U276                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_11                                                                                                                                                 |     9|\n",
      "|999   |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__20   |     8|\n",
      "|1000  |      mul_16s_10ns_26_1_1_U298                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_16                                                                                                                                                 |    40|\n",
      "|1001  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__94   |     8|\n",
      "|1002  |      mul_16s_10ns_26_1_1_U306                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_19                                                                                                                                                 |     8|\n",
      "|1003  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__99   |     8|\n",
      "|1004  |      mul_16s_10ns_26_1_1_U338                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_24                                                                                                                                                 |    26|\n",
      "|1005  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__96    |     8|\n",
      "|1006  |      mul_16s_10ns_26_1_1_U349                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_28                                                                                                                                                 |    26|\n",
      "|1007  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__51    |     8|\n",
      "|1008  |      mul_16s_10ns_26_1_1_U355                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_29                                                                                                                                                 |    41|\n",
      "|1009  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__117  |     8|\n",
      "|1010  |      mul_16s_10ns_26_1_1_U396                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_36                                                                                                                                                 |    44|\n",
      "|1011  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__46   |     8|\n",
      "|1012  |      mul_16s_10ns_26_1_1_U398                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_38                                                                                                                                                 |     9|\n",
      "|1013  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__78   |     8|\n",
      "|1014  |      mul_16s_10ns_26_1_1_U415                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_42                                                                                                                                                 |    70|\n",
      "|1015  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__156  |     8|\n",
      "|1016  |      mul_16s_10ns_26_1_1_U417                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_43                                                                                                                                                 |    24|\n",
      "|1017  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__213   |     8|\n",
      "|1018  |      mul_16s_10ns_26_1_1_U423                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_46                                                                                                                                                 |     8|\n",
      "|1019  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__93   |     8|\n",
      "|1020  |      mul_16s_10ns_26_1_1_U424                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_47                                                                                                                                                 |     8|\n",
      "|1021  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__431   |     8|\n",
      "|1022  |      mul_16s_10ns_26_1_1_U427                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_48                                                                                                                                                 |     9|\n",
      "|1023  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__464   |     8|\n",
      "|1024  |      mul_16s_10ns_26_1_1_U460                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_57                                                                                                                                                 |    70|\n",
      "|1025  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__184  |     8|\n",
      "|1026  |      mul_16s_10ns_26_1_1_U464                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_58                                                                                                                                                 |    22|\n",
      "|1027  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__35   |     8|\n",
      "|1028  |      mul_16s_10ns_26_1_1_U467                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_59                                                                                                                                                 |     8|\n",
      "|1029  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__154   |     8|\n",
      "|1030  |      mul_16s_10ns_26_1_1_U478                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_60                                                                                                                                                 |     9|\n",
      "|1031  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__8     |     8|\n",
      "|1032  |      mul_16s_10ns_26_1_1_U483                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_62                                                                                                                                                 |    26|\n",
      "|1033  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__283   |     8|\n",
      "|1034  |      mul_16s_10ns_26_1_1_U486                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_63                                                                                                                                                 |    68|\n",
      "|1035  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__29   |     8|\n",
      "|1036  |      mul_16s_10ns_26_1_1_U508                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_64                                                                                                                                                 |     8|\n",
      "|1037  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__166   |     8|\n",
      "|1038  |      mul_16s_10ns_26_1_1_U510                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_65                                                                                                                                                 |     8|\n",
      "|1039  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__114   |     8|\n",
      "|1040  |      mul_16s_10ns_26_1_1_U511                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_66                                                                                                                                                 |     8|\n",
      "|1041  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__80   |     8|\n",
      "|1042  |      mul_16s_10ns_26_1_1_U515                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_67                                                                                                                                                 |     9|\n",
      "|1043  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__41   |     8|\n",
      "|1044  |      mul_16s_10ns_26_1_1_U516                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_68                                                                                                                                                 |    86|\n",
      "|1045  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__183  |     8|\n",
      "|1046  |      mul_16s_10ns_26_1_1_U519                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_69                                                                                                                                                 |    70|\n",
      "|1047  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__91   |     8|\n",
      "|1048  |      mul_16s_10ns_26_1_1_U527                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_70                                                                                                                                                 |    85|\n",
      "|1049  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__164  |     8|\n",
      "|1050  |      mul_16s_10ns_26_1_1_U528                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_71                                                                                                                                                 |     9|\n",
      "|1051  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__73   |     8|\n",
      "|1052  |      mul_16s_10ns_26_1_1_U529                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_72                                                                                                                                                 |    41|\n",
      "|1053  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__159  |     8|\n",
      "|1054  |      mul_16s_10ns_26_1_1_U532                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_73                                                                                                                                                 |    10|\n",
      "|1055  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__57    |     8|\n",
      "|1056  |      mul_16s_10ns_26_1_1_U534                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_74                                                                                                                                                 |    44|\n",
      "|1057  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__92   |     8|\n",
      "|1058  |      mul_16s_10ns_26_1_1_U537                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_75                                                                                                                                                 |    26|\n",
      "|1059  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__25    |     8|\n",
      "|1060  |      mul_16s_10ns_26_1_1_U540                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_77                                                                                                                                                 |     9|\n",
      "|1061  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__21   |     8|\n",
      "|1062  |      mul_16s_10ns_26_1_1_U546                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_78                                                                                                                                                 |    39|\n",
      "|1063  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__179  |     8|\n",
      "|1064  |      mul_16s_10ns_26_1_1_U552                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_79                                                                                                                                                 |     8|\n",
      "|1065  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__203   |     8|\n",
      "|1066  |      mul_16s_10ns_26_1_1_U556                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_80                                                                                                                                                 |    10|\n",
      "|1067  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__14   |     8|\n",
      "|1068  |      mul_16s_10ns_26_1_1_U557                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_81                                                                                                                                                 |    26|\n",
      "|1069  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__398   |     8|\n",
      "|1070  |      mul_16s_10ns_26_1_1_U558                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_82                                                                                                                                                 |    39|\n",
      "|1071  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__312   |     8|\n",
      "|1072  |      mul_16s_10ns_26_1_1_U560                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_83                                                                                                                                                 |     8|\n",
      "|1073  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__410   |     8|\n",
      "|1074  |      mul_16s_10ns_26_1_1_U564                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_84                                                                                                                                                 |    40|\n",
      "|1075  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel       |     8|\n",
      "|1076  |      mul_16s_10ns_26_1_1_U569                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_85                                                                                                                                                 |     9|\n",
      "|1077  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__189  |     8|\n",
      "|1078  |      mul_16s_10ns_26_1_1_U574                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_86                                                                                                                                                 |    26|\n",
      "|1079  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__219   |     8|\n",
      "|1080  |      mul_16s_10ns_26_1_1_U578                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_87                                                                                                                                                 |     9|\n",
      "|1081  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__76    |     8|\n",
      "|1082  |      mul_16s_10ns_26_1_1_U580                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_88                                                                                                                                                 |    26|\n",
      "|1083  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__475   |     8|\n",
      "|1084  |      mul_16s_10ns_26_1_1_U586                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_89                                                                                                                                                 |    40|\n",
      "|1085  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__171   |     8|\n",
      "|1086  |      mul_16s_10ns_26_1_1_U588                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_90                                                                                                                                                 |    26|\n",
      "|1087  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__134   |     8|\n",
      "|1088  |      mul_16s_10ns_26_1_1_U589                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_91                                                                                                                                                 |    11|\n",
      "|1089  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__113  |     8|\n",
      "|1090  |      mul_16s_10ns_26_1_1_U590                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_92                                                                                                                                                 |    39|\n",
      "|1091  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__105   |     8|\n",
      "|1092  |      mul_16s_10ns_26_1_1_U614                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_93                                                                                                                                                 |     9|\n",
      "|1093  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__272   |     8|\n",
      "|1094  |      mul_16s_10ns_26_1_1_U615                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_94                                                                                                                                                 |    26|\n",
      "|1095  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__5     |     8|\n",
      "|1096  |      mul_16s_10ns_26_1_1_U616                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_95                                                                                                                                                 |     8|\n",
      "|1097  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__193   |     8|\n",
      "|1098  |      mul_16s_10ns_26_1_1_U621                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_96                                                                                                                                                 |     9|\n",
      "|1099  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__510   |     8|\n",
      "|1100  |      mul_16s_10ns_26_1_1_U625                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_97                                                                                                                                                 |     9|\n",
      "|1101  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__67    |     8|\n",
      "|1102  |      mul_16s_10ns_26_1_1_U628                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_98                                                                                                                                                 |     9|\n",
      "|1103  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__16   |     8|\n",
      "|1104  |      mul_16s_10ns_26_1_1_U630                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_99                                                                                                                                                 |     9|\n",
      "|1105  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__204   |     8|\n",
      "|1106  |      mul_16s_10ns_26_1_1_U632                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_100                                                                                                                                                |    39|\n",
      "|1107  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__152   |     8|\n",
      "|1108  |      mul_16s_10ns_26_1_1_U640                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_101                                                                                                                                                |    39|\n",
      "|1109  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__467   |     8|\n",
      "|1110  |      mul_16s_10ns_26_1_1_U641                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_102                                                                                                                                                |     8|\n",
      "|1111  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__364   |     8|\n",
      "|1112  |      mul_16s_10ns_26_1_1_U642                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_103                                                                                                                                                |    26|\n",
      "|1113  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__236   |     8|\n",
      "|1114  |      mul_16s_10ns_26_1_1_U643                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_104                                                                                                                                                |    68|\n",
      "|1115  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__169  |     8|\n",
      "|1116  |      mul_16s_10ns_26_1_1_U646                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_105                                                                                                                                                |     8|\n",
      "|1117  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__230   |     8|\n",
      "|1118  |      mul_16s_10ns_26_1_1_U652                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_106                                                                                                                                                |     9|\n",
      "|1119  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__182  |     8|\n",
      "|1120  |      mul_16s_10ns_26_1_1_U656                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_107                                                                                                                                                |    39|\n",
      "|1121  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__470   |     8|\n",
      "|1122  |      mul_16s_10ns_26_1_1_U659                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_109                                                                                                                                                |     8|\n",
      "|1123  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__40   |     8|\n",
      "|1124  |      mul_16s_10ns_26_1_1_U660                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_110                                                                                                                                                |    38|\n",
      "|1125  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__16    |     8|\n",
      "|1126  |      mul_16s_10ns_26_1_1_U664                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_111                                                                                                                                                |     9|\n",
      "|1127  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__245   |     8|\n",
      "|1128  |      mul_16s_10ns_26_1_1_U669                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_112                                                                                                                                                |    24|\n",
      "|1129  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__454   |     8|\n",
      "|1130  |      mul_16s_10ns_26_1_1_U670                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_113                                                                                                                                                |    39|\n",
      "|1131  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__313   |     8|\n",
      "|1132  |      mul_16s_10ns_26_1_1_U673                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_114                                                                                                                                                |    26|\n",
      "|1133  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__128   |     8|\n",
      "|1134  |      mul_16s_10ns_26_1_1_U675                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_115                                                                                                                                                |    26|\n",
      "|1135  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__311   |     8|\n",
      "|1136  |      mul_16s_10ns_26_1_1_U677                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_116                                                                                                                                                |     9|\n",
      "|1137  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__287   |     8|\n",
      "|1138  |      mul_16s_10ns_26_1_1_U681                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_117                                                                                                                                                |    26|\n",
      "|1139  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__503   |     8|\n",
      "|1140  |      mul_16s_10ns_26_1_1_U682                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_118                                                                                                                                                |    40|\n",
      "|1141  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__19   |     8|\n",
      "|1142  |      mul_16s_10ns_26_1_1_U686                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_119                                                                                                                                                |    39|\n",
      "|1143  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__370   |     8|\n",
      "|1144  |      mul_16s_10ns_26_1_1_U688                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_120                                                                                                                                                |    26|\n",
      "|1145  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__273   |     8|\n",
      "|1146  |      mul_16s_10ns_26_1_1_U692                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_121                                                                                                                                                |    39|\n",
      "|1147  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__282   |     8|\n",
      "|1148  |      mul_16s_10ns_26_1_1_U695                                                       |testmodel_1_hls4ml_prj_1_mul_16s_10ns_26_1_1_122                                                                                                                                                |     9|\n",
      "|1149  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__365   |     8|\n",
      "|1150  |      mul_16s_10s_26_1_1_U284                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1                                                                                                                                                     |     9|\n",
      "|1151  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__154  |     8|\n",
      "|1152  |      mul_16s_10s_26_1_1_U285                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_123                                                                                                                                                 |     8|\n",
      "|1153  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel        |     8|\n",
      "|1154  |      mul_16s_10s_26_1_1_U293                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_124                                                                                                                                                 |     9|\n",
      "|1155  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__191   |     8|\n",
      "|1156  |      mul_16s_10s_26_1_1_U297                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_125                                                                                                                                                 |    80|\n",
      "|1157  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__90   |     8|\n",
      "|1158  |      mul_16s_10s_26_1_1_U302                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_126                                                                                                                                                 |     9|\n",
      "|1159  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__378   |     8|\n",
      "|1160  |      mul_16s_10s_26_1_1_U304                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_127                                                                                                                                                 |    26|\n",
      "|1161  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__222   |     8|\n",
      "|1162  |      mul_16s_10s_26_1_1_U309                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_128                                                                                                                                                 |    49|\n",
      "|1163  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__162  |     8|\n",
      "|1164  |      mul_16s_10s_26_1_1_U310                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_129                                                                                                                                                 |    40|\n",
      "|1165  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__37   |     8|\n",
      "|1166  |      mul_16s_10s_26_1_1_U315                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_130                                                                                                                                                 |     8|\n",
      "|1167  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__509   |     8|\n",
      "|1168  |      mul_16s_10s_26_1_1_U319                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_131                                                                                                                                                 |     8|\n",
      "|1169  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__45   |     8|\n",
      "|1170  |      mul_16s_10s_26_1_1_U334                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_132                                                                                                                                                 |    26|\n",
      "|1171  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__254   |     8|\n",
      "|1172  |      mul_16s_10s_26_1_1_U336                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_133                                                                                                                                                 |     8|\n",
      "|1173  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__107  |     8|\n",
      "|1174  |      mul_16s_10s_26_1_1_U353                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_134                                                                                                                                                 |     9|\n",
      "|1175  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__89   |     8|\n",
      "|1176  |      mul_16s_10s_26_1_1_U359                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_135                                                                                                                                                 |    51|\n",
      "|1177  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__96   |     8|\n",
      "|1178  |      mul_16s_10s_26_1_1_U373                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_136                                                                                                                                                 |     8|\n",
      "|1179  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__394   |     8|\n",
      "|1180  |      mul_16s_10s_26_1_1_U379                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_137                                                                                                                                                 |     9|\n",
      "|1181  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__169   |     8|\n",
      "|1182  |      mul_16s_10s_26_1_1_U387                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_138                                                                                                                                                 |     8|\n",
      "|1183  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__160   |     8|\n",
      "|1184  |      mul_16s_10s_26_1_1_U388                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_139                                                                                                                                                 |     9|\n",
      "|1185  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__8    |     8|\n",
      "|1186  |      mul_16s_10s_26_1_1_U413                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_140                                                                                                                                                 |     8|\n",
      "|1187  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__451   |     8|\n",
      "|1188  |      mul_16s_10s_26_1_1_U421                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_141                                                                                                                                                 |    39|\n",
      "|1189  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__314   |     8|\n",
      "|1190  |      mul_16s_10s_26_1_1_U446                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_142                                                                                                                                                 |     8|\n",
      "|1191  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__397   |     8|\n",
      "|1192  |      mul_16s_10s_26_1_1_U447                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_143                                                                                                                                                 |     9|\n",
      "|1193  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__423   |     8|\n",
      "|1194  |      mul_16s_10s_26_1_1_U454                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_144                                                                                                                                                 |    40|\n",
      "|1195  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__127  |     8|\n",
      "|1196  |      mul_16s_10s_26_1_1_U459                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_145                                                                                                                                                 |    39|\n",
      "|1197  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__233   |     8|\n",
      "|1198  |      mul_16s_10s_26_1_1_U465                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_146                                                                                                                                                 |     9|\n",
      "|1199  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__161  |     8|\n",
      "|1200  |      mul_16s_10s_26_1_1_U476                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_147                                                                                                                                                 |     8|\n",
      "|1201  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__349   |     8|\n",
      "|1202  |      mul_16s_10s_26_1_1_U477                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_148                                                                                                                                                 |    40|\n",
      "|1203  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__139  |     8|\n",
      "|1204  |      mul_16s_10s_26_1_1_U490                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_149                                                                                                                                                 |     9|\n",
      "|1205  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__170  |     8|\n",
      "|1206  |      mul_16s_10s_26_1_1_U491                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_150                                                                                                                                                 |    37|\n",
      "|1207  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__351   |     8|\n",
      "|1208  |      mul_16s_10s_26_1_1_U495                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_151                                                                                                                                                 |    68|\n",
      "|1209  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__68   |     8|\n",
      "|1210  |      mul_16s_10s_26_1_1_U517                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_152                                                                                                                                                 |    39|\n",
      "|1211  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__440   |     8|\n",
      "|1212  |      mul_16s_10s_26_1_1_U536                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_153                                                                                                                                                 |     9|\n",
      "|1213  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__148  |     8|\n",
      "|1214  |      mul_16s_10s_26_1_1_U541                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_154                                                                                                                                                 |     8|\n",
      "|1215  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__247   |     8|\n",
      "|1216  |      mul_16s_10s_26_1_1_U542                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_155                                                                                                                                                 |     9|\n",
      "|1217  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__505   |     8|\n",
      "|1218  |      mul_16s_10s_26_1_1_U551                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_156                                                                                                                                                 |     8|\n",
      "|1219  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__234   |     8|\n",
      "|1220  |      mul_16s_10s_26_1_1_U553                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_157                                                                                                                                                 |    69|\n",
      "|1221  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__65   |     8|\n",
      "|1222  |      mul_16s_10s_26_1_1_U555                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_158                                                                                                                                                 |     9|\n",
      "|1223  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__516   |     8|\n",
      "|1224  |      mul_16s_10s_26_1_1_U561                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_159                                                                                                                                                 |     8|\n",
      "|1225  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__194   |     8|\n",
      "|1226  |      mul_16s_10s_26_1_1_U573                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_160                                                                                                                                                 |    70|\n",
      "|1227  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__145  |     8|\n",
      "|1228  |      mul_16s_10s_26_1_1_U576                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_161                                                                                                                                                 |     8|\n",
      "|1229  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__119  |     8|\n",
      "|1230  |      mul_16s_10s_26_1_1_U577                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_162                                                                                                                                                 |    70|\n",
      "|1231  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__64   |     8|\n",
      "|1232  |      mul_16s_10s_26_1_1_U582                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_163                                                                                                                                                 |    71|\n",
      "|1233  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__185  |     8|\n",
      "|1234  |      mul_16s_10s_26_1_1_U602                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_164                                                                                                                                                 |     9|\n",
      "|1235  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__208   |     8|\n",
      "|1236  |      mul_16s_10s_26_1_1_U603                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_165                                                                                                                                                 |    41|\n",
      "|1237  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__176  |     8|\n",
      "|1238  |      mul_16s_10s_26_1_1_U612                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_166                                                                                                                                                 |     8|\n",
      "|1239  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__121   |     8|\n",
      "|1240  |      mul_16s_10s_26_1_1_U617                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_167                                                                                                                                                 |    26|\n",
      "|1241  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__137   |     8|\n",
      "|1242  |      mul_16s_10s_26_1_1_U629                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_168                                                                                                                                                 |    44|\n",
      "|1243  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__122  |     8|\n",
      "|1244  |      mul_16s_10s_26_1_1_U634                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_169                                                                                                                                                 |    39|\n",
      "|1245  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__377   |     8|\n",
      "|1246  |      mul_16s_10s_26_1_1_U635                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_170                                                                                                                                                 |     8|\n",
      "|1247  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__297   |     8|\n",
      "|1248  |      mul_16s_10s_26_1_1_U636                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_171                                                                                                                                                 |    24|\n",
      "|1249  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__413   |     8|\n",
      "|1250  |      mul_16s_10s_26_1_1_U648                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_172                                                                                                                                                 |     9|\n",
      "|1251  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__120  |     8|\n",
      "|1252  |      mul_16s_10s_26_1_1_U650                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_173                                                                                                                                                 |     8|\n",
      "|1253  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__84   |     8|\n",
      "|1254  |      mul_16s_10s_26_1_1_U665                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_174                                                                                                                                                 |     8|\n",
      "|1255  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__128  |     8|\n",
      "|1256  |      mul_16s_10s_26_1_1_U666                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_175                                                                                                                                                 |     8|\n",
      "|1257  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__343   |     8|\n",
      "|1258  |      mul_16s_10s_26_1_1_U685                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_176                                                                                                                                                 |     8|\n",
      "|1259  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__39    |     8|\n",
      "|1260  |      mul_16s_10s_26_1_1_U687                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_177                                                                                                                                                 |     8|\n",
      "|1261  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__12    |     8|\n",
      "|1262  |      mul_16s_10s_26_1_1_U690                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_178                                                                                                                                                 |    26|\n",
      "|1263  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__350   |     8|\n",
      "|1264  |      mul_16s_10s_26_1_1_U696                                                        |testmodel_1_hls4ml_prj_1_mul_16s_10s_26_1_1_179                                                                                                                                                 |     8|\n",
      "|1265  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__498   |     8|\n",
      "|1266  |      mul_16s_11ns_26_1_1_U364                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1                                                                                                                                                    |     8|\n",
      "|1267  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__286   |     8|\n",
      "|1268  |      mul_16s_11ns_26_1_1_U371                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_180                                                                                                                                                |     8|\n",
      "|1269  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__214   |     8|\n",
      "|1270  |      mul_16s_11ns_26_1_1_U381                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_181                                                                                                                                                |    41|\n",
      "|1271  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__188  |     8|\n",
      "|1272  |      mul_16s_11ns_26_1_1_U418                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_182                                                                                                                                                |    39|\n",
      "|1273  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__91    |     8|\n",
      "|1274  |      mul_16s_11ns_26_1_1_U440                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_183                                                                                                                                                |     8|\n",
      "|1275  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__143  |     8|\n",
      "|1276  |      mul_16s_11ns_26_1_1_U455                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_184                                                                                                                                                |    26|\n",
      "|1277  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__483   |     8|\n",
      "|1278  |      mul_16s_11ns_26_1_1_U462                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_185                                                                                                                                                |    10|\n",
      "|1279  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__107   |     8|\n",
      "|1280  |      mul_16s_11ns_26_1_1_U548                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_186                                                                                                                                                |     8|\n",
      "|1281  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__229   |     8|\n",
      "|1282  |      mul_16s_11ns_26_1_1_U593                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_187                                                                                                                                                |    39|\n",
      "|1283  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__32    |     8|\n",
      "|1284  |      mul_16s_11ns_26_1_1_U609                                                       |testmodel_1_hls4ml_prj_1_mul_16s_11ns_26_1_1_188                                                                                                                                                |    40|\n",
      "|1285  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__124  |     8|\n",
      "|1286  |      mul_16s_11s_26_1_1_U286                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1                                                                                                                                                     |     9|\n",
      "|1287  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__83    |     8|\n",
      "|1288  |      mul_16s_11s_26_1_1_U322                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_189                                                                                                                                                 |    10|\n",
      "|1289  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__39   |     8|\n",
      "|1290  |      mul_16s_11s_26_1_1_U332                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_190                                                                                                                                                 |     8|\n",
      "|1291  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__58    |     8|\n",
      "|1292  |      mul_16s_11s_26_1_1_U350                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_191                                                                                                                                                 |     8|\n",
      "|1293  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__473   |     8|\n",
      "|1294  |      mul_16s_11s_26_1_1_U408                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_192                                                                                                                                                 |     8|\n",
      "|1295  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__63   |     8|\n",
      "|1296  |      mul_16s_11s_26_1_1_U451                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_193                                                                                                                                                 |    40|\n",
      "|1297  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__328   |     8|\n",
      "|1298  |      mul_16s_11s_26_1_1_U473                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_194                                                                                                                                                 |    39|\n",
      "|1299  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__158   |     8|\n",
      "|1300  |      mul_16s_11s_26_1_1_U493                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_195                                                                                                                                                 |     9|\n",
      "|1301  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__74   |     8|\n",
      "|1302  |      mul_16s_11s_26_1_1_U496                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_196                                                                                                                                                 |     9|\n",
      "|1303  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__493   |     8|\n",
      "|1304  |      mul_16s_11s_26_1_1_U523                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_197                                                                                                                                                 |    26|\n",
      "|1305  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__205   |     8|\n",
      "|1306  |      mul_16s_11s_26_1_1_U562                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_198                                                                                                                                                 |    26|\n",
      "|1307  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__502   |     8|\n",
      "|1308  |      mul_16s_11s_26_1_1_U585                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_199                                                                                                                                                 |     8|\n",
      "|1309  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__38    |     8|\n",
      "|1310  |      mul_16s_11s_26_1_1_U597                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_200                                                                                                                                                 |     9|\n",
      "|1311  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__260   |     8|\n",
      "|1312  |      mul_16s_11s_26_1_1_U661                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_201                                                                                                                                                 |    26|\n",
      "|1313  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__181   |     8|\n",
      "|1314  |      mul_16s_11s_26_1_1_U663                                                        |testmodel_1_hls4ml_prj_1_mul_16s_11s_26_1_1_202                                                                                                                                                 |     8|\n",
      "|1315  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__36   |     8|\n",
      "|1316  |      mul_16s_12s_26_1_1_U691                                                        |testmodel_1_hls4ml_prj_1_mul_16s_12s_26_1_1                                                                                                                                                     |     8|\n",
      "|1317  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__289   |     8|\n",
      "|1318  |      mul_16s_5s_21_1_1_U570                                                         |testmodel_1_hls4ml_prj_1_mul_16s_5s_21_1_1                                                                                                                                                      |    63|\n",
      "|1319  |      mul_16s_6ns_22_1_1_U296                                                        |testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1                                                                                                                                                     |    89|\n",
      "|1320  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__137  |     8|\n",
      "|1321  |      mul_16s_6ns_22_1_1_U450                                                        |testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1_203                                                                                                                                                 |    71|\n",
      "|1322  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__118  |     8|\n",
      "|1323  |      mul_16s_6ns_22_1_1_U530                                                        |testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1_204                                                                                                                                                 |    27|\n",
      "|1324  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__100  |     8|\n",
      "|1325  |      mul_16s_6ns_22_1_1_U598                                                        |testmodel_1_hls4ml_prj_1_mul_16s_6ns_22_1_1_205                                                                                                                                                 |    14|\n",
      "|1326  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__348   |     8|\n",
      "|1327  |      mul_16s_6s_22_1_1_U345                                                         |testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1                                                                                                                                                      |    49|\n",
      "|1328  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__24   |     8|\n",
      "|1329  |      mul_16s_6s_22_1_1_U485                                                         |testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1_206                                                                                                                                                  |    22|\n",
      "|1330  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__324   |     8|\n",
      "|1331  |      mul_16s_6s_22_1_1_U594                                                         |testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1_207                                                                                                                                                  |    23|\n",
      "|1332  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__104   |     8|\n",
      "|1333  |      mul_16s_6s_22_1_1_U667                                                         |testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1_208                                                                                                                                                  |    34|\n",
      "|1334  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__73    |     8|\n",
      "|1335  |      mul_16s_6s_22_1_1_U668                                                         |testmodel_1_hls4ml_prj_1_mul_16s_6s_22_1_1_209                                                                                                                                                  |    23|\n",
      "|1336  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__243   |     8|\n",
      "|1337  |      mul_16s_7ns_23_1_1_U303                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1                                                                                                                                                     |    24|\n",
      "|1338  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__484   |     8|\n",
      "|1339  |      mul_16s_7ns_23_1_1_U410                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_210                                                                                                                                                 |    24|\n",
      "|1340  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__264   |     8|\n",
      "|1341  |      mul_16s_7ns_23_1_1_U425                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_211                                                                                                                                                 |    11|\n",
      "|1342  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__196   |     8|\n",
      "|1343  |      mul_16s_7ns_23_1_1_U470                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_212                                                                                                                                                 |    88|\n",
      "|1344  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__134  |     8|\n",
      "|1345  |      mul_16s_7ns_23_1_1_U471                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_213                                                                                                                                                 |    23|\n",
      "|1346  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__513   |     8|\n",
      "|1347  |      mul_16s_7ns_23_1_1_U474                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_214                                                                                                                                                 |    53|\n",
      "|1348  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__61   |     8|\n",
      "|1349  |      mul_16s_7ns_23_1_1_U484                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_215                                                                                                                                                 |    24|\n",
      "|1350  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__225   |     8|\n",
      "|1351  |      mul_16s_7ns_23_1_1_U504                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_216                                                                                                                                                 |    24|\n",
      "|1352  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__376   |     8|\n",
      "|1353  |      mul_16s_7ns_23_1_1_U521                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_217                                                                                                                                                 |    36|\n",
      "|1354  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__232   |     8|\n",
      "|1355  |      mul_16s_7ns_23_1_1_U524                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_218                                                                                                                                                 |     8|\n",
      "|1356  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__53   |     8|\n",
      "|1357  |      mul_16s_7ns_23_1_1_U525                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_219                                                                                                                                                 |    35|\n",
      "|1358  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__170   |     8|\n",
      "|1359  |      mul_16s_7ns_23_1_1_U533                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_220                                                                                                                                                 |   118|\n",
      "|1360  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__34   |     8|\n",
      "|1361  |      mul_16s_7ns_23_1_1_U554                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_221                                                                                                                                                 |    11|\n",
      "|1362  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__325   |     8|\n",
      "|1363  |      mul_16s_7ns_23_1_1_U566                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_222                                                                                                                                                 |     8|\n",
      "|1364  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__420   |     8|\n",
      "|1365  |      mul_16s_7ns_23_1_1_U571                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_223                                                                                                                                                 |    23|\n",
      "|1366  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__220   |     8|\n",
      "|1367  |      mul_16s_7ns_23_1_1_U600                                                        |testmodel_1_hls4ml_prj_1_mul_16s_7ns_23_1_1_224                                                                                                                                                 |    15|\n",
      "|1368  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__457   |     8|\n",
      "|1369  |      mul_16s_7s_23_1_1_U354                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1                                                                                                                                                      |    68|\n",
      "|1370  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__130  |     8|\n",
      "|1371  |      mul_16s_7s_23_1_1_U426                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_225                                                                                                                                                  |    15|\n",
      "|1372  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__140   |     8|\n",
      "|1373  |      mul_16s_7s_23_1_1_U445                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_226                                                                                                                                                  |    37|\n",
      "|1374  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__110  |     8|\n",
      "|1375  |      mul_16s_7s_23_1_1_U494                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_227                                                                                                                                                  |    34|\n",
      "|1376  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__11    |     8|\n",
      "|1377  |      mul_16s_7s_23_1_1_U506                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_228                                                                                                                                                  |    70|\n",
      "|1378  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__31   |     8|\n",
      "|1379  |      mul_16s_7s_23_1_1_U547                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_229                                                                                                                                                  |     8|\n",
      "|1380  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__212   |     8|\n",
      "|1381  |      mul_16s_7s_23_1_1_U549                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_230                                                                                                                                                  |    66|\n",
      "|1382  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__163  |     8|\n",
      "|1383  |      mul_16s_7s_23_1_1_U567                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_231                                                                                                                                                  |    24|\n",
      "|1384  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__26    |     8|\n",
      "|1385  |      mul_16s_7s_23_1_1_U606                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_232                                                                                                                                                  |     8|\n",
      "|1386  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__290   |     8|\n",
      "|1387  |      mul_16s_7s_23_1_1_U610                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_233                                                                                                                                                  |     9|\n",
      "|1388  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__352   |     8|\n",
      "|1389  |      mul_16s_7s_23_1_1_U626                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_234                                                                                                                                                  |    11|\n",
      "|1390  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__43    |     8|\n",
      "|1391  |      mul_16s_7s_23_1_1_U654                                                         |testmodel_1_hls4ml_prj_1_mul_16s_7s_23_1_1_235                                                                                                                                                  |    24|\n",
      "|1392  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__319   |     8|\n",
      "|1393  |      mul_16s_8ns_24_1_1_U282                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1                                                                                                                                                     |   118|\n",
      "|1394  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__141  |     8|\n",
      "|1395  |      mul_16s_8ns_24_1_1_U283                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_236                                                                                                                                                 |    25|\n",
      "|1396  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__295   |     8|\n",
      "|1397  |      mul_16s_8ns_24_1_1_U288                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_237                                                                                                                                                 |    11|\n",
      "|1398  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__31    |     8|\n",
      "|1399  |      mul_16s_8ns_24_1_1_U312                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_238                                                                                                                                                 |     8|\n",
      "|1400  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__97    |     8|\n",
      "|1401  |      mul_16s_8ns_24_1_1_U313                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_239                                                                                                                                                 |     8|\n",
      "|1402  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__309   |     8|\n",
      "|1403  |      mul_16s_8ns_24_1_1_U320                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_240                                                                                                                                                 |     8|\n",
      "|1404  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__9    |     8|\n",
      "|1405  |      mul_16s_8ns_24_1_1_U348                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_241                                                                                                                                                 |    25|\n",
      "|1406  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__504   |     8|\n",
      "|1407  |      mul_16s_8ns_24_1_1_U358                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_242                                                                                                                                                 |     8|\n",
      "|1408  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__476   |     8|\n",
      "|1409  |      mul_16s_8ns_24_1_1_U375                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_243                                                                                                                                                 |    25|\n",
      "|1410  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__94    |     8|\n",
      "|1411  |      mul_16s_8ns_24_1_1_U376                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_244                                                                                                                                                 |     8|\n",
      "|1412  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__64    |     8|\n",
      "|1413  |      mul_16s_8ns_24_1_1_U384                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_245                                                                                                                                                 |    41|\n",
      "|1414  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__106  |     8|\n",
      "|1415  |      mul_16s_8ns_24_1_1_U390                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_246                                                                                                                                                 |   111|\n",
      "|1416  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__88   |     8|\n",
      "|1417  |      mul_16s_8ns_24_1_1_U395                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_247                                                                                                                                                 |     8|\n",
      "|1418  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__151   |     8|\n",
      "|1419  |      mul_16s_8ns_24_1_1_U400                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_248                                                                                                                                                 |    11|\n",
      "|1420  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__406   |     8|\n",
      "|1421  |      mul_16s_8ns_24_1_1_U406                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_249                                                                                                                                                 |     8|\n",
      "|1422  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__144   |     8|\n",
      "|1423  |      mul_16s_8ns_24_1_1_U407                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_250                                                                                                                                                 |     8|\n",
      "|1424  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__157   |     8|\n",
      "|1425  |      mul_16s_8ns_24_1_1_U416                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_251                                                                                                                                                 |    25|\n",
      "|1426  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__316   |     8|\n",
      "|1427  |      mul_16s_8ns_24_1_1_U428                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_252                                                                                                                                                 |    11|\n",
      "|1428  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__306   |     8|\n",
      "|1429  |      mul_16s_8ns_24_1_1_U433                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_253                                                                                                                                                 |    26|\n",
      "|1430  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__317   |     8|\n",
      "|1431  |      mul_16s_8ns_24_1_1_U442                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_254                                                                                                                                                 |    25|\n",
      "|1432  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__252   |     8|\n",
      "|1433  |      mul_16s_8ns_24_1_1_U444                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_255                                                                                                                                                 |    12|\n",
      "|1434  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__47   |     8|\n",
      "|1435  |      mul_16s_8ns_24_1_1_U466                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_256                                                                                                                                                 |    11|\n",
      "|1436  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__267   |     8|\n",
      "|1437  |      mul_16s_8ns_24_1_1_U468                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_257                                                                                                                                                 |    25|\n",
      "|1438  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__499   |     8|\n",
      "|1439  |      mul_16s_8ns_24_1_1_U502                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_258                                                                                                                                                 |    25|\n",
      "|1440  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__368   |     8|\n",
      "|1441  |      mul_16s_8ns_24_1_1_U503                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_259                                                                                                                                                 |    22|\n",
      "|1442  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__335   |     8|\n",
      "|1443  |      mul_16s_8ns_24_1_1_U522                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_260                                                                                                                                                 |     8|\n",
      "|1444  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__163   |     8|\n",
      "|1445  |      mul_16s_8ns_24_1_1_U535                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_261                                                                                                                                                 |    11|\n",
      "|1446  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__80    |     8|\n",
      "|1447  |      mul_16s_8ns_24_1_1_U544                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_262                                                                                                                                                 |    24|\n",
      "|1448  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__315   |     8|\n",
      "|1449  |      mul_16s_8ns_24_1_1_U591                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_263                                                                                                                                                 |     8|\n",
      "|1450  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__284   |     8|\n",
      "|1451  |      mul_16s_8ns_24_1_1_U607                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_264                                                                                                                                                 |    22|\n",
      "|1452  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__373   |     8|\n",
      "|1453  |      mul_16s_8ns_24_1_1_U619                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_265                                                                                                                                                 |    24|\n",
      "|1454  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__382   |     8|\n",
      "|1455  |      mul_16s_8ns_24_1_1_U633                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_266                                                                                                                                                 |    53|\n",
      "|1456  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__310   |     8|\n",
      "|1457  |      mul_16s_8ns_24_1_1_U638                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_267                                                                                                                                                 |    25|\n",
      "|1458  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__399   |     8|\n",
      "|1459  |      mul_16s_8ns_24_1_1_U647                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_268                                                                                                                                                 |     8|\n",
      "|1460  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__27    |     8|\n",
      "|1461  |      mul_16s_8ns_24_1_1_U676                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_269                                                                                                                                                 |    25|\n",
      "|1462  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__75   |     8|\n",
      "|1463  |      mul_16s_8ns_24_1_1_U697                                                        |testmodel_1_hls4ml_prj_1_mul_16s_8ns_24_1_1_270                                                                                                                                                 |    24|\n",
      "|1464  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__261   |     8|\n",
      "|1465  |      mul_16s_8s_24_1_1_U291                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1                                                                                                                                                      |    11|\n",
      "|1466  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__446   |     8|\n",
      "|1467  |      mul_16s_8s_24_1_1_U333                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_271                                                                                                                                                  |     8|\n",
      "|1468  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__155   |     8|\n",
      "|1469  |      mul_16s_8s_24_1_1_U380                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_272                                                                                                                                                  |    22|\n",
      "|1470  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__110   |     8|\n",
      "|1471  |      mul_16s_8s_24_1_1_U382                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_273                                                                                                                                                  |    25|\n",
      "|1472  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__519   |     8|\n",
      "|1473  |      mul_16s_8s_24_1_1_U386                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_274                                                                                                                                                  |    25|\n",
      "|1474  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__308   |     8|\n",
      "|1475  |      mul_16s_8s_24_1_1_U392                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_275                                                                                                                                                  |     8|\n",
      "|1476  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__491   |     8|\n",
      "|1477  |      mul_16s_8s_24_1_1_U399                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_276                                                                                                                                                  |    25|\n",
      "|1478  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__13    |     8|\n",
      "|1479  |      mul_16s_8s_24_1_1_U409                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_277                                                                                                                                                  |    24|\n",
      "|1480  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__466   |     8|\n",
      "|1481  |      mul_16s_8s_24_1_1_U429                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_278                                                                                                                                                  |     8|\n",
      "|1482  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__369   |     8|\n",
      "|1483  |      mul_16s_8s_24_1_1_U435                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_279                                                                                                                                                  |    25|\n",
      "|1484  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__102   |     8|\n",
      "|1485  |      mul_16s_8s_24_1_1_U452                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_280                                                                                                                                                  |    19|\n",
      "|1486  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__253   |     8|\n",
      "|1487  |      mul_16s_8s_24_1_1_U472                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_281                                                                                                                                                  |     9|\n",
      "|1488  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__44   |     8|\n",
      "|1489  |      mul_16s_8s_24_1_1_U487                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_282                                                                                                                                                  |     9|\n",
      "|1490  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__109  |     8|\n",
      "|1491  |      mul_16s_8s_24_1_1_U500                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_283                                                                                                                                                  |    15|\n",
      "|1492  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__442   |     8|\n",
      "|1493  |      mul_16s_8s_24_1_1_U509                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_284                                                                                                                                                  |     8|\n",
      "|1494  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__416   |     8|\n",
      "|1495  |      mul_16s_8s_24_1_1_U520                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_285                                                                                                                                                  |    25|\n",
      "|1496  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__145   |     8|\n",
      "|1497  |      mul_16s_8s_24_1_1_U559                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_286                                                                                                                                                  |     8|\n",
      "|1498  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__22   |     8|\n",
      "|1499  |      mul_16s_8s_24_1_1_U572                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_287                                                                                                                                                  |    14|\n",
      "|1500  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__42    |     8|\n",
      "|1501  |      mul_16s_8s_24_1_1_U595                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_288                                                                                                                                                  |     8|\n",
      "|1502  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__118   |     8|\n",
      "|1503  |      mul_16s_8s_24_1_1_U599                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_289                                                                                                                                                  |    18|\n",
      "|1504  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__277   |     8|\n",
      "|1505  |      mul_16s_8s_24_1_1_U611                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_290                                                                                                                                                  |    39|\n",
      "|1506  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__81   |     8|\n",
      "|1507  |      mul_16s_8s_24_1_1_U613                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_291                                                                                                                                                  |    36|\n",
      "|1508  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__2     |     8|\n",
      "|1509  |      mul_16s_8s_24_1_1_U622                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_292                                                                                                                                                  |    25|\n",
      "|1510  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__367   |     8|\n",
      "|1511  |      mul_16s_8s_24_1_1_U637                                                         |testmodel_1_hls4ml_prj_1_mul_16s_8s_24_1_1_293                                                                                                                                                  |    24|\n",
      "|1512  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__455   |     8|\n",
      "|1513  |      mul_16s_9ns_25_1_1_U277                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1                                                                                                                                                     |    26|\n",
      "|1514  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__388   |     8|\n",
      "|1515  |      mul_16s_9ns_25_1_1_U281                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_294                                                                                                                                                 |    26|\n",
      "|1516  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__345   |     8|\n",
      "|1517  |      mul_16s_9ns_25_1_1_U287                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_295                                                                                                                                                 |    40|\n",
      "|1518  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__167  |     8|\n",
      "|1519  |      mul_16s_9ns_25_1_1_U289                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_296                                                                                                                                                 |     8|\n",
      "|1520  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__471   |     8|\n",
      "|1521  |      mul_16s_9ns_25_1_1_U290                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_297                                                                                                                                                 |    10|\n",
      "|1522  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__354   |     8|\n",
      "|1523  |      mul_16s_9ns_25_1_1_U294                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_298                                                                                                                                                 |    41|\n",
      "|1524  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__108  |     8|\n",
      "|1525  |      mul_16s_9ns_25_1_1_U299                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_299                                                                                                                                                 |     8|\n",
      "|1526  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__51   |     8|\n",
      "|1527  |      mul_16s_9ns_25_1_1_U305                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_300                                                                                                                                                 |    11|\n",
      "|1528  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__404   |     8|\n",
      "|1529  |      mul_16s_9ns_25_1_1_U314                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_301                                                                                                                                                 |    40|\n",
      "|1530  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__512   |     8|\n",
      "|1531  |      mul_16s_9ns_25_1_1_U324                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_302                                                                                                                                                 |     8|\n",
      "|1532  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__10    |     8|\n",
      "|1533  |      mul_16s_9ns_25_1_1_U325                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_303                                                                                                                                                 |    10|\n",
      "|1534  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__186   |     8|\n",
      "|1535  |      mul_16s_9ns_25_1_1_U326                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_304                                                                                                                                                 |     9|\n",
      "|1536  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__85    |     8|\n",
      "|1537  |      mul_16s_9ns_25_1_1_U329                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_305                                                                                                                                                 |    40|\n",
      "|1538  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__177  |     8|\n",
      "|1539  |      mul_16s_9ns_25_1_1_U331                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_306                                                                                                                                                 |    41|\n",
      "|1540  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__131  |     8|\n",
      "|1541  |      mul_16s_9ns_25_1_1_U337                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_307                                                                                                                                                 |    11|\n",
      "|1542  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__47    |     8|\n",
      "|1543  |      mul_16s_9ns_25_1_1_U343                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_308                                                                                                                                                 |    25|\n",
      "|1544  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__210   |     8|\n",
      "|1545  |      mul_16s_9ns_25_1_1_U344                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_309                                                                                                                                                 |    37|\n",
      "|1546  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__434   |     8|\n",
      "|1547  |      mul_16s_9ns_25_1_1_U347                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_310                                                                                                                                                 |    10|\n",
      "|1548  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__95   |     8|\n",
      "|1549  |      mul_16s_9ns_25_1_1_U351                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_311                                                                                                                                                 |     8|\n",
      "|1550  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__112   |     8|\n",
      "|1551  |      mul_16s_9ns_25_1_1_U352                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_312                                                                                                                                                 |    41|\n",
      "|1552  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__135  |     8|\n",
      "|1553  |      mul_16s_9ns_25_1_1_U360                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_313                                                                                                                                                 |    26|\n",
      "|1554  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__453   |     8|\n",
      "|1555  |      mul_16s_9ns_25_1_1_U361                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_314                                                                                                                                                 |     8|\n",
      "|1556  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__294   |     8|\n",
      "|1557  |      mul_16s_9ns_25_1_1_U372                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_315                                                                                                                                                 |    37|\n",
      "|1558  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__488   |     8|\n",
      "|1559  |      mul_16s_9ns_25_1_1_U374                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_316                                                                                                                                                 |    40|\n",
      "|1560  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__338   |     8|\n",
      "|1561  |      mul_16s_9ns_25_1_1_U377                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_317                                                                                                                                                 |    10|\n",
      "|1562  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__105  |     8|\n",
      "|1563  |      mul_16s_9ns_25_1_1_U389                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_318                                                                                                                                                 |    11|\n",
      "|1564  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__355   |     8|\n",
      "|1565  |      mul_16s_9ns_25_1_1_U393                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_319                                                                                                                                                 |    23|\n",
      "|1566  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__103   |     8|\n",
      "|1567  |      mul_16s_9ns_25_1_1_U403                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_320                                                                                                                                                 |    38|\n",
      "|1568  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__124   |     8|\n",
      "|1569  |      mul_16s_9ns_25_1_1_U430                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_321                                                                                                                                                 |    10|\n",
      "|1570  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__337   |     8|\n",
      "|1571  |      mul_16s_9ns_25_1_1_U434                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_322                                                                                                                                                 |     8|\n",
      "|1572  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__500   |     8|\n",
      "|1573  |      mul_16s_9ns_25_1_1_U436                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_323                                                                                                                                                 |    11|\n",
      "|1574  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__35    |     8|\n",
      "|1575  |      mul_16s_9ns_25_1_1_U439                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_324                                                                                                                                                 |    11|\n",
      "|1576  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__113   |     8|\n",
      "|1577  |      mul_16s_9ns_25_1_1_U443                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_325                                                                                                                                                 |     9|\n",
      "|1578  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__121  |     8|\n",
      "|1579  |      mul_16s_9ns_25_1_1_U461                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_326                                                                                                                                                 |    11|\n",
      "|1580  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__111   |     8|\n",
      "|1581  |      mul_16s_9ns_25_1_1_U469                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_327                                                                                                                                                 |    37|\n",
      "|1582  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__515   |     8|\n",
      "|1583  |      mul_16s_9ns_25_1_1_U480                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_328                                                                                                                                                 |    26|\n",
      "|1584  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__436   |     8|\n",
      "|1585  |      mul_16s_9ns_25_1_1_U481                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_329                                                                                                                                                 |    38|\n",
      "|1586  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__14    |     8|\n",
      "|1587  |      mul_16s_9ns_25_1_1_U482                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_330                                                                                                                                                 |     8|\n",
      "|1588  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__405   |     8|\n",
      "|1589  |      mul_16s_9ns_25_1_1_U488                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_331                                                                                                                                                 |     8|\n",
      "|1590  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__40    |     8|\n",
      "|1591  |      mul_16s_9ns_25_1_1_U489                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_332                                                                                                                                                 |     8|\n",
      "|1592  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__187   |     8|\n",
      "|1593  |      mul_16s_9ns_25_1_1_U492                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_333                                                                                                                                                 |     8|\n",
      "|1594  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__88    |     8|\n",
      "|1595  |      mul_16s_9ns_25_1_1_U497                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_334                                                                                                                                                 |    40|\n",
      "|1596  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__125  |     8|\n",
      "|1597  |      mul_16s_9ns_25_1_1_U499                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_335                                                                                                                                                 |    41|\n",
      "|1598  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__52   |     8|\n",
      "|1599  |      mul_16s_9ns_25_1_1_U501                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_336                                                                                                                                                 |    26|\n",
      "|1600  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__305   |     8|\n",
      "|1601  |      mul_16s_9ns_25_1_1_U505                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_337                                                                                                                                                 |    10|\n",
      "|1602  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__445   |     8|\n",
      "|1603  |      mul_16s_9ns_25_1_1_U507                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_338                                                                                                                                                 |    38|\n",
      "|1604  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__415   |     8|\n",
      "|1605  |      mul_16s_9ns_25_1_1_U518                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_339                                                                                                                                                 |    25|\n",
      "|1606  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__395   |     8|\n",
      "|1607  |      mul_16s_9ns_25_1_1_U526                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_340                                                                                                                                                 |     8|\n",
      "|1608  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__266   |     8|\n",
      "|1609  |      mul_16s_9ns_25_1_1_U539                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_341                                                                                                                                                 |     8|\n",
      "|1610  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__384   |     8|\n",
      "|1611  |      mul_16s_9ns_25_1_1_U543                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_342                                                                                                                                                 |     8|\n",
      "|1612  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__274   |     8|\n",
      "|1613  |      mul_16s_9ns_25_1_1_U545                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_343                                                                                                                                                 |    26|\n",
      "|1614  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__447   |     8|\n",
      "|1615  |      mul_16s_9ns_25_1_1_U550                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_344                                                                                                                                                 |    23|\n",
      "|1616  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__101   |     8|\n",
      "|1617  |      mul_16s_9ns_25_1_1_U565                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_345                                                                                                                                                 |     8|\n",
      "|1618  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__430   |     8|\n",
      "|1619  |      mul_16s_9ns_25_1_1_U575                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_346                                                                                                                                                 |    37|\n",
      "|1620  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__89    |     8|\n",
      "|1621  |      mul_16s_9ns_25_1_1_U579                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_347                                                                                                                                                 |    23|\n",
      "|1622  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__304   |     8|\n",
      "|1623  |      mul_16s_9ns_25_1_1_U581                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_348                                                                                                                                                 |     8|\n",
      "|1624  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__130   |     8|\n",
      "|1625  |      mul_16s_9ns_25_1_1_U583                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_349                                                                                                                                                 |    37|\n",
      "|1626  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__361   |     8|\n",
      "|1627  |      mul_16s_9ns_25_1_1_U584                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_350                                                                                                                                                 |    12|\n",
      "|1628  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__326   |     8|\n",
      "|1629  |      mul_16s_9ns_25_1_1_U592                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_351                                                                                                                                                 |     8|\n",
      "|1630  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__190   |     8|\n",
      "|1631  |      mul_16s_9ns_25_1_1_U604                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_352                                                                                                                                                 |    25|\n",
      "|1632  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__153   |     8|\n",
      "|1633  |      mul_16s_9ns_25_1_1_U605                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_353                                                                                                                                                 |     8|\n",
      "|1634  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__209   |     8|\n",
      "|1635  |      mul_16s_9ns_25_1_1_U608                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_354                                                                                                                                                 |     8|\n",
      "|1636  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__227   |     8|\n",
      "|1637  |      mul_16s_9ns_25_1_1_U618                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_355                                                                                                                                                 |     8|\n",
      "|1638  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__271   |     8|\n",
      "|1639  |      mul_16s_9ns_25_1_1_U623                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_356                                                                                                                                                 |     8|\n",
      "|1640  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__133   |     8|\n",
      "|1641  |      mul_16s_9ns_25_1_1_U627                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_357                                                                                                                                                 |    26|\n",
      "|1642  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__46    |     8|\n",
      "|1643  |      mul_16s_9ns_25_1_1_U639                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_358                                                                                                                                                 |     8|\n",
      "|1644  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__292   |     8|\n",
      "|1645  |      mul_16s_9ns_25_1_1_U644                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_359                                                                                                                                                 |    80|\n",
      "|1646  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__173  |     8|\n",
      "|1647  |      mul_16s_9ns_25_1_1_U649                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_360                                                                                                                                                 |     9|\n",
      "|1648  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__400   |     8|\n",
      "|1649  |      mul_16s_9ns_25_1_1_U655                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_361                                                                                                                                                 |    44|\n",
      "|1650  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__85   |     8|\n",
      "|1651  |      mul_16s_9ns_25_1_1_U662                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_362                                                                                                                                                 |    72|\n",
      "|1652  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__71   |     8|\n",
      "|1653  |      mul_16s_9ns_25_1_1_U672                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_363                                                                                                                                                 |    40|\n",
      "|1654  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__98   |     8|\n",
      "|1655  |      mul_16s_9ns_25_1_1_U674                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_364                                                                                                                                                 |    26|\n",
      "|1656  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__522   |     8|\n",
      "|1657  |      mul_16s_9ns_25_1_1_U678                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_365                                                                                                                                                 |    37|\n",
      "|1658  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__129   |     8|\n",
      "|1659  |      mul_16s_9ns_25_1_1_U684                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_366                                                                                                                                                 |    38|\n",
      "|1660  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__66    |     8|\n",
      "|1661  |      mul_16s_9ns_25_1_1_U689                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_367                                                                                                                                                 |    78|\n",
      "|1662  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__126  |     8|\n",
      "|1663  |      mul_16s_9ns_25_1_1_U693                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_368                                                                                                                                                 |     8|\n",
      "|1664  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__246   |     8|\n",
      "|1665  |      mul_16s_9ns_25_1_1_U694                                                        |testmodel_1_hls4ml_prj_1_mul_16s_9ns_25_1_1_369                                                                                                                                                 |     8|\n",
      "|1666  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__258   |     8|\n",
      "|1667  |      mul_16s_9s_25_1_1_U275                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1                                                                                                                                                      |     8|\n",
      "|1668  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__56    |     8|\n",
      "|1669  |      mul_16s_9s_25_1_1_U295                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_370                                                                                                                                                  |     8|\n",
      "|1670  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__173   |     8|\n",
      "|1671  |      mul_16s_9s_25_1_1_U307                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_371                                                                                                                                                  |    26|\n",
      "|1672  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__329   |     8|\n",
      "|1673  |      mul_16s_9s_25_1_1_U316                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_372                                                                                                                                                  |    49|\n",
      "|1674  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__147  |     8|\n",
      "|1675  |      mul_16s_9s_25_1_1_U318                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_373                                                                                                                                                  |    23|\n",
      "|1676  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__126   |     8|\n",
      "|1677  |      mul_16s_9s_25_1_1_U323                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_374                                                                                                                                                  |     8|\n",
      "|1678  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__250   |     8|\n",
      "|1679  |      mul_16s_9s_25_1_1_U327                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_375                                                                                                                                                  |    25|\n",
      "|1680  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__17    |     8|\n",
      "|1681  |      mul_16s_9s_25_1_1_U328                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_376                                                                                                                                                  |    10|\n",
      "|1682  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__78    |     8|\n",
      "|1683  |      mul_16s_9s_25_1_1_U330                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_377                                                                                                                                                  |    26|\n",
      "|1684  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__333   |     8|\n",
      "|1685  |      mul_16s_9s_25_1_1_U342                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_378                                                                                                                                                  |     8|\n",
      "|1686  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__174  |     8|\n",
      "|1687  |      mul_16s_9s_25_1_1_U346                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_379                                                                                                                                                  |    11|\n",
      "|1688  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__48   |     8|\n",
      "|1689  |      mul_16s_9s_25_1_1_U356                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_380                                                                                                                                                  |    11|\n",
      "|1690  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__19    |     8|\n",
      "|1691  |      mul_16s_9s_25_1_1_U363                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_381                                                                                                                                                  |    26|\n",
      "|1692  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__165   |     8|\n",
      "|1693  |      mul_16s_9s_25_1_1_U365                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_382                                                                                                                                                  |    37|\n",
      "|1694  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__149   |     8|\n",
      "|1695  |      mul_16s_9s_25_1_1_U367                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_383                                                                                                                                                  |    39|\n",
      "|1696  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__15    |     8|\n",
      "|1697  |      mul_16s_9s_25_1_1_U368                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_384                                                                                                                                                  |    23|\n",
      "|1698  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__241   |     8|\n",
      "|1699  |      mul_16s_9s_25_1_1_U369                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_385                                                                                                                                                  |    10|\n",
      "|1700  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__407   |     8|\n",
      "|1701  |      mul_16s_9s_25_1_1_U383                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_386                                                                                                                                                  |    26|\n",
      "|1702  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__389   |     8|\n",
      "|1703  |      mul_16s_9s_25_1_1_U385                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_387                                                                                                                                                  |     8|\n",
      "|1704  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__162   |     8|\n",
      "|1705  |      mul_16s_9s_25_1_1_U394                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_388                                                                                                                                                  |    26|\n",
      "|1706  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__9     |     8|\n",
      "|1707  |      mul_16s_9s_25_1_1_U401                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_389                                                                                                                                                  |    26|\n",
      "|1708  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__521   |     8|\n",
      "|1709  |      mul_16s_9s_25_1_1_U405                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_390                                                                                                                                                  |     8|\n",
      "|1710  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__409   |     8|\n",
      "|1711  |      mul_16s_9s_25_1_1_U411                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_391                                                                                                                                                  |    10|\n",
      "|1712  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__116   |     8|\n",
      "|1713  |      mul_16s_9s_25_1_1_U412                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_392                                                                                                                                                  |    40|\n",
      "|1714  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__160  |     8|\n",
      "|1715  |      mul_16s_9s_25_1_1_U420                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_393                                                                                                                                                  |     8|\n",
      "|1716  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__381   |     8|\n",
      "|1717  |      mul_16s_9s_25_1_1_U437                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_394                                                                                                                                                  |    84|\n",
      "|1718  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__136  |     8|\n",
      "|1719  |      mul_16s_9s_25_1_1_U453                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_395                                                                                                                                                  |    41|\n",
      "|1720  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__13   |     8|\n",
      "|1721  |      mul_16s_9s_25_1_1_U456                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_396                                                                                                                                                  |    37|\n",
      "|1722  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__69    |     8|\n",
      "|1723  |      mul_16s_9s_25_1_1_U463                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_397                                                                                                                                                  |    11|\n",
      "|1724  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__60    |     8|\n",
      "|1725  |      mul_16s_9s_25_1_1_U475                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_398                                                                                                                                                  |     8|\n",
      "|1726  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__1     |     8|\n",
      "|1727  |      mul_16s_9s_25_1_1_U498                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_399                                                                                                                                                  |    70|\n",
      "|1728  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__165  |     8|\n",
      "|1729  |      mul_16s_9s_25_1_1_U512                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_400                                                                                                                                                  |     9|\n",
      "|1730  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__4    |     8|\n",
      "|1731  |      mul_16s_9s_25_1_1_U513                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_401                                                                                                                                                  |    26|\n",
      "|1732  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__387   |     8|\n",
      "|1733  |      mul_16s_9s_25_1_1_U514                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_402                                                                                                                                                  |     8|\n",
      "|1734  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__159   |     8|\n",
      "|1735  |      mul_16s_9s_25_1_1_U531                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_403                                                                                                                                                  |    42|\n",
      "|1736  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10ns_26_1_1_U564/tmp_product_funnel__180  |     8|\n",
      "|1737  |      mul_16s_9s_25_1_1_U563                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_404                                                                                                                                                  |    26|\n",
      "|1738  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__211   |     8|\n",
      "|1739  |      mul_16s_9s_25_1_1_U568                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_405                                                                                                                                                  |    11|\n",
      "|1740  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__268   |     8|\n",
      "|1741  |      mul_16s_9s_25_1_1_U587                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_406                                                                                                                                                  |    25|\n",
      "|1742  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__146   |     8|\n",
      "|1743  |      mul_16s_9s_25_1_1_U596                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_407                                                                                                                                                  |    11|\n",
      "|1744  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__318   |     8|\n",
      "|1745  |      mul_16s_9s_25_1_1_U601                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_408                                                                                                                                                  |    38|\n",
      "|1746  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__100   |     8|\n",
      "|1747  |      mul_16s_9s_25_1_1_U620                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_409                                                                                                                                                  |    26|\n",
      "|1748  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__59    |     8|\n",
      "|1749  |      mul_16s_9s_25_1_1_U624                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_410                                                                                                                                                  |     8|\n",
      "|1750  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__33    |     8|\n",
      "|1751  |      mul_16s_9s_25_1_1_U631                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_411                                                                                                                                                  |    26|\n",
      "|1752  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__249   |     8|\n",
      "|1753  |      mul_16s_9s_25_1_1_U645                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_412                                                                                                                                                  |    26|\n",
      "|1754  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__285   |     8|\n",
      "|1755  |      mul_16s_9s_25_1_1_U651                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_413                                                                                                                                                  |    26|\n",
      "|1756  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__175   |     8|\n",
      "|1757  |      mul_16s_9s_25_1_1_U653                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_414                                                                                                                                                  |     9|\n",
      "|1758  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__61    |     8|\n",
      "|1759  |      mul_16s_9s_25_1_1_U657                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_415                                                                                                                                                  |     8|\n",
      "|1760  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__62    |     8|\n",
      "|1761  |      mul_16s_9s_25_1_1_U671                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_416                                                                                                                                                  |    39|\n",
      "|1762  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__443   |     8|\n",
      "|1763  |      mul_16s_9s_25_1_1_U679                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_417                                                                                                                                                  |    26|\n",
      "|1764  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__298   |     8|\n",
      "|1765  |      mul_16s_9s_25_1_1_U680                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_418                                                                                                                                                  |    23|\n",
      "|1766  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__117   |     8|\n",
      "|1767  |      mul_16s_9s_25_1_1_U683                                                         |testmodel_1_hls4ml_prj_1_mul_16s_9s_25_1_1_419                                                                                                                                                  |    11|\n",
      "|1768  |        tmp_product                                                                  |\\dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_285/mul_16s_10s_26_1_1_U285/tmp_product_funnel__180   |     8|\n",
      "|1769  |  layer10_out_U                                                                      |testmodel_1_hls4ml_prj_1_fifo_w512_d1_S                                                                                                                                                         |     8|\n",
      "|1770  |  layer11_out_U                                                                      |testmodel_1_hls4ml_prj_1_fifo_w80_d1_S                                                                                                                                                          |   121|\n",
      "|1771  |    U_testmodel_1_hls4ml_prj_1_fifo_w80_d1_S_ShiftReg                                |testmodel_1_hls4ml_prj_1_fifo_w80_d1_S_ShiftReg                                                                                                                                                 |   112|\n",
      "|1772  |  layer2_out_U                                                                       |testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S                                                                                                                                                        |  2024|\n",
      "|1773  |    U_testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S_ShiftReg                              |testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S_ShiftReg_10                                                                                                                                            |  2015|\n",
      "|1774  |  layer4_out_U                                                                       |testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S_0                                                                                                                                                      |   662|\n",
      "|1775  |    U_testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S_ShiftReg                              |testmodel_1_hls4ml_prj_1_fifo_w1024_d1_S_ShiftReg                                                                                                                                               |   653|\n",
      "|1776  |  layer5_out_U                                                                       |testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_1                                                                                                                                                       |  1034|\n",
      "|1777  |    U_testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_ShiftReg                               |testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_ShiftReg_9                                                                                                                                              |  1025|\n",
      "|1778  |  layer7_out_U                                                                       |testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_2                                                                                                                                                       |   257|\n",
      "|1779  |    U_testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_ShiftReg                               |testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_ShiftReg_8                                                                                                                                              |   247|\n",
      "|1780  |  layer8_out_U                                                                       |testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_3                                                                                                                                                       |   714|\n",
      "|1781  |    U_testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_ShiftReg                               |testmodel_1_hls4ml_prj_1_fifo_w512_d1_S_ShiftReg                                                                                                                                                |   705|\n",
      "|1782  |  relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_U0             |testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_s                                                                                                  |   382|\n",
      "|1783  |  relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0              |testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_s                                                                                                   |   571|\n",
      "|1784  |  relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0              |testmodel_1_hls4ml_prj_1_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_s                                                                                                   |  1080|\n",
      "|1785  |  softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0                     |testmodel_1_hls4ml_prj_1_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s                                                                                                          |   931|\n",
      "|1786  |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26   |testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s                                                                                                   |   591|\n",
      "|1787  |      exp_table_U                                                                    |testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_exp_tablbkb                                                                                       |     3|\n",
      "|1788  |      invert_table_U                                                                 |testmodel_1_hls4ml_prj_1_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_invert_tcud                                                                                       |    15|\n",
      "|1789  |      mul_18s_11ns_26_1_1_U1089                                                      |testmodel_1_hls4ml_prj_1_mul_18s_11ns_26_1_1                                                                                                                                                    |    24|\n",
      "|1790  |        tmp_product                                                                  |\\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product_funnel__2  |     8|\n",
      "|1791  |      mul_18s_11ns_26_1_1_U1090                                                      |testmodel_1_hls4ml_prj_1_mul_18s_11ns_26_1_1_4                                                                                                                                                  |    24|\n",
      "|1792  |        tmp_product                                                                  |\\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product_funnel__4  |     8|\n",
      "|1793  |      mul_18s_11ns_26_1_1_U1091                                                      |testmodel_1_hls4ml_prj_1_mul_18s_11ns_26_1_1_5                                                                                                                                                  |    24|\n",
      "|1794  |        tmp_product                                                                  |\\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product_funnel     |     8|\n",
      "|1795  |      mul_18s_11ns_26_1_1_U1092                                                      |testmodel_1_hls4ml_prj_1_mul_18s_11ns_26_1_1_6                                                                                                                                                  |    24|\n",
      "|1796  |        tmp_product                                                                  |\\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product_funnel__1  |     8|\n",
      "|1797  |      mul_18s_11ns_26_1_1_U1093                                                      |testmodel_1_hls4ml_prj_1_mul_18s_11ns_26_1_1_7                                                                                                                                                  |    24|\n",
      "|1798  |        tmp_product                                                                  |\\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/mul_18s_11ns_26_1_1_U1091/tmp_product_funnel__3  |     8|\n",
      "|1799  |    regslice_both_layer13_out_U                                                      |testmodel_1_hls4ml_prj_1_regslice_both__parameterized0                                                                                                                                          |   256|\n",
      "|1800  |  start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0_U      |testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0                                                                                            |    11|\n",
      "|1801  |  start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0_U      |testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0                                                                                            |    11|\n",
      "|1802  |  start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_U      |testmodel_1_hls4ml_prj_1_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0                                                                                            |    11|\n",
      "|1803  |  start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe_U |testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10dEe                                                                                       |    11|\n",
      "|1804  |  start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0_U  |testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0                                                                                        |    10|\n",
      "|1805  |  start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0_U  |testmodel_1_hls4ml_prj_1_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0                                                                                        |    11|\n",
      "|1806  |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0_U         |testmodel_1_hls4ml_prj_1_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0                                                                                               |    12|\n",
      "+------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:45 . Memory (MB): peak = 3335.547 ; gain = 1700.961 ; free physical = 579 ; free virtual = 20991\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:02:22 ; elapsed = 00:02:45 . Memory (MB): peak = 3335.547 ; gain = 1700.961 ; free physical = 547 ; free virtual = 20977\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:02:45 . Memory (MB): peak = 3335.555 ; gain = 1700.961 ; free physical = 547 ; free virtual = 20978\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3408.297 ; gain = 0.000 ; free physical = 625 ; free virtual = 21233\n",
      "INFO: [Netlist 29-17] Analyzing 2673 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s_fu_26/exp_table_U/q3_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3784.684 ; gain = 0.000 ; free physical = 534 ; free virtual = 20913\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 1146 instances were transformed.\n",
      "  BUFG => BUFGCE: 1 instance \n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 884 instances\n",
      "  IBUF => IBUF (IBUFCTRL, INBUF): 261 instances\n",
      "\n",
      "Synth Design complete | Checksum: f7f3e81b\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "277 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:02:50 ; elapsed = 00:03:10 . Memory (MB): peak = 3784.719 ; gain = 2150.133 ; free physical = 545 ; free virtual = 20965\n",
      "INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2261.001; main = 2175.828; forked = 329.468\n",
      "INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4339.527; main = 3784.688; forked = 1003.977\n",
      "# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt\n",
      "Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xck26'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3848.715 ; gain = 63.996 ; free physical = 708 ; free virtual = 20932\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 20df0a4b9\n",
      "\n",
      "Time (s): cpu = 00:01:51 ; elapsed = 00:00:32 . Memory (MB): peak = 4141.660 ; gain = 292.945 ; free physical = 543 ; free virtual = 20688\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Initialization\n",
      "\n",
      "Phase 1.1 Core Generation And Design Setup\n",
      "Phase 1.1 Core Generation And Design Setup | Checksum: 20df0a4b9\n",
      "\n",
      "Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4483.441 ; gain = 0.000 ; free physical = 728 ; free virtual = 20275\n",
      "\n",
      "Phase 1.2 Setup Constraints And Sort Netlist\n",
      "Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20df0a4b9\n",
      "\n",
      "Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4483.441 ; gain = 0.000 ; free physical = 726 ; free virtual = 20277\n",
      "Phase 1 Initialization | Checksum: 20df0a4b9\n",
      "\n",
      "Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4483.441 ; gain = 0.000 ; free physical = 726 ; free virtual = 20277\n",
      "\n",
      "Phase 2 Timer Update And Timing Data Collection\n",
      "\n",
      "Phase 2.1 Detect if minReqCache needed\n",
      "Phase 2.1 Detect if minReqCache needed | Checksum: 20df0a4b9\n",
      "\n",
      "Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 668 ; free virtual = 20226\n",
      "\n",
      "Phase 2.2 Timer Update\n",
      "Phase 2.2 Timer Update | Checksum: 20df0a4b9\n",
      "\n",
      "Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 520 ; free virtual = 20178\n",
      "\n",
      "Phase 2.3 Timing Data Collection\n",
      "Phase 2.3 Timing Data Collection | Checksum: 20df0a4b9\n",
      "\n",
      "Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 520 ; free virtual = 20180\n",
      "Phase 2 Timer Update And Timing Data Collection | Checksum: 20df0a4b9\n",
      "\n",
      "Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 520 ; free virtual = 20180\n",
      "\n",
      "Phase 3 Retarget\n",
      "INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0\n",
      "INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0\n",
      "INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 6 pins\n",
      "INFO: [Opt 31-138] Pushed 1 inverter(s) to 106 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 3 Retarget | Checksum: 1324bfbec\n",
      "\n",
      "Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 509 ; free virtual = 20162\n",
      "Retarget | Checksum: 1324bfbec\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells\n",
      "\n",
      "Phase 4 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 4 Constant propagation | Checksum: 1bbebe7cf\n",
      "\n",
      "Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 504 ; free virtual = 20157\n",
      "Constant propagation | Checksum: 1bbebe7cf\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 5 Sweep\n",
      "INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8\n",
      "Done building netlist checker database: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4531.441 ; gain = 0.000 ; free physical = 570 ; free virtual = 20219\n",
      "Phase 5 Sweep | Checksum: 1cb5ea548\n",
      "\n",
      "Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 556 ; free virtual = 20208\n",
      "Sweep | Checksum: 1cb5ea548\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 6 Shift Register Optimization | Checksum: 1cb5ea548\n",
      "\n",
      "Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 556 ; free virtual = 20208\n",
      "Shift Register Optimization | Checksum: 1cb5ea548\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 7 Post Processing Netlist\n",
      "Phase 7 Post Processing Netlist | Checksum: 1cb5ea548\n",
      "\n",
      "Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 509 ; free virtual = 20244\n",
      "Post Processing Netlist | Checksum: 1cb5ea548\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 8 Finalization\n",
      "\n",
      "Phase 8.1 Finalizing Design Cores and Updating Shapes\n",
      "Phase 8.1 Finalizing Design Cores and Updating Shapes | Checksum: 281b7608a\n",
      "\n",
      "Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 429 ; free virtual = 20296\n",
      "\n",
      "Phase 8.2 Verifying Netlist Connectivity\n",
      "Phase 8.2 Verifying Netlist Connectivity | Checksum: 281b7608a\n",
      "\n",
      "Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 429 ; free virtual = 20296\n",
      "Phase 8 Finalization | Checksum: 281b7608a\n",
      "\n",
      "Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 429 ; free virtual = 20296\n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |               0  |               5  |                                              0  |\n",
      "|  Constant propagation         |               0  |               0  |                                              0  |\n",
      "|  Sweep                        |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                              0  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Ending Logic Optimization Task | Checksum: 281b7608a\n",
      "\n",
      "Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 4531.441 ; gain = 48.000 ; free physical = 429 ; free virtual = 20296\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports\n",
      "Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 281b7608a\n",
      "\n",
      "Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:01 . Memory (MB): peak = 5115.508 ; gain = 0.000 ; free physical = 534 ; free virtual = 20056\n",
      "Ending Power Optimization Task | Checksum: 281b7608a\n",
      "\n",
      "Time (s): cpu = 00:03:26 ; elapsed = 00:01:41 . Memory (MB): peak = 5115.508 ; gain = 584.066 ; free physical = 504 ; free virtual = 20044\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 281b7608a\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5115.508 ; gain = 0.000 ; free physical = 495 ; free virtual = 20035\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5115.508 ; gain = 0.000 ; free physical = 481 ; free virtual = 20028\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "25 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:05:54 ; elapsed = 00:02:30 . Memory (MB): peak = 5115.508 ; gain = 1330.789 ; free physical = 499 ; free virtual = 20030\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Feb 19 11:59:03 2026...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h5m57s *****\n",
      "INFO: [HLS 200-112] Total CPU user time: 721.66 seconds. Total CPU system time: 30.43 seconds. Total elapsed time: 582.98 seconds; peak allocated memory: 1013.379 MB.\n",
      "INFO: [vitis-run 60-791] Total elapsed time: 0h 9m 46s\n",
      "INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '3.311',\n",
       "  'BestLatency': '30',\n",
       "  'WorstLatency': '30',\n",
       "  'IntervalMin': '10',\n",
       "  'IntervalMax': '10',\n",
       "  'BRAM_18K': '4',\n",
       "  'DSP': '929',\n",
       "  'FF': '16430',\n",
       "  'LUT': '33511',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '288',\n",
       "  'AvailableDSP': '1248',\n",
       "  'AvailableFF': '234240',\n",
       "  'AvailableLUT': '117120',\n",
       "  'AvailableURAM': '64'},\n",
       " 'VivadoSynthReport': {'LUT': '14197',\n",
       "  'FF': '13274',\n",
       "  'BRAM_18K': '2',\n",
       "  'URAM': '0',\n",
       "  'DSP48E': '884'}}"
      ]
     },
     "execution_count": 37,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#hls_model.build(csim=False)\n",
    "\n",
    "# Lag IP-blokk\n",
    "hls_model.build(csim=False, synth=True, vsynth=True, export=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "id": "8fb71b71",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in testmodel/1/hls4ml_prj_1//testmodel_1_hls4ml_prj_1_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vitis HLS Report for 'testmodel_1_hls4ml_prj_1'\n",
      "================================================================\n",
      "* Date:           Thu Feb 19 11:52:59 2026\n",
      "\n",
      "* Version:        2025.2 (Build 6295257 on Nov 14 2025)\n",
      "* Project:        testmodel_1_hls4ml_prj_1_prj\n",
      "* Solution:       solution1 (Vivado IP Flow Target)\n",
      "* Product family: zynquplus\n",
      "* Target device:  xck26-sfvc784-2LV-c\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  |  5.00 ns|  3.311 ns|     1.35 ns|\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |\n",
      "    |   min   |   max   |    min   |    max   | min | max |   Type   |\n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "    |       30|       30|  0.150 us|  0.150 us|   10|   10|  dataflow|\n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+\n",
      "        |                                                                        |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|\n",
      "        |                                Instance                                |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |\n",
      "        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+\n",
      "        |dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0       |dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s       |        2|        2|  10.000 ns|  10.000 ns|    2|    2|       no|\n",
      "        |relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0   |relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_s   |        1|        1|   5.000 ns|   5.000 ns|    1|    1|       no|\n",
      "        |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0       |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s       |        3|        3|  15.000 ns|  15.000 ns|    3|    3|       no|\n",
      "        |relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0   |relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_s   |        1|        1|   5.000 ns|   5.000 ns|    1|    1|       no|\n",
      "        |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0       |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s       |        3|        3|  15.000 ns|  15.000 ns|    3|    3|       no|\n",
      "        |relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_U0  |relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_s  |        1|        1|   5.000 ns|   5.000 ns|    1|    1|       no|\n",
      "        |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0       |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s       |        3|        3|  15.000 ns|  15.000 ns|    3|    3|       no|\n",
      "        |softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s          |        9|        9|  45.000 ns|  45.000 ns|    9|    9|       no|\n",
      "        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|DSP              |        -|     -|       -|       -|    -|\n",
      "|Expression       |        -|     -|       0|       2|    -|\n",
      "|FIFO             |        -|     -|     693|     469|    -|\n",
      "|Instance         |        4|   929|   15737|   33040|    -|\n",
      "|Memory           |        -|     -|       -|       -|    -|\n",
      "|Multiplexer      |        -|     -|       -|       -|    -|\n",
      "|Register         |        -|     -|       -|       -|    -|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Total            |        4|   929|   16430|   33511|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Available        |      288|  1248|  234240|  117120|   64|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Utilization (%)  |        1|    74|       7|      28|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+------+-------+-----+\n",
      "    |                                Instance                                |                                 Module                                | BRAM_18K| DSP |  FF  |  LUT  | URAM|\n",
      "    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+------+-------+-----+\n",
      "    |dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_U0       |dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_64u_config2_s       |        0|  238|  3199|   6334|    0|\n",
      "    |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_U0       |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config8_s       |        0|  222|  3388|   6582|    0|\n",
      "    |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_U0       |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s       |        0|   40|   840|    976|    0|\n",
      "    |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_U0       |dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s       |        0|  424|  6039|  13646|    0|\n",
      "    |relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_U0  |relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config10_s  |        0|    0|   484|   1268|    0|\n",
      "    |relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_U0   |relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config7_s   |        0|    0|   484|   1268|    0|\n",
      "    |relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_U0   |relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config4_s   |        0|    0|   964|   2484|    0|\n",
      "    |softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s          |        4|    5|   339|    482|    0|\n",
      "    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+------+-------+-----+\n",
      "    |Total                                                                   |                                                                       |        4|  929| 15737|  33040|    0|\n",
      "    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+------+-------+-----+\n",
      "\n",
      "    * DSP: \n",
      "    N/A\n",
      "\n",
      "    * Memory: \n",
      "    N/A\n",
      "\n",
      "    * FIFO: \n",
      "    +---------------+---------+----+----+-----+------+------+---------+\n",
      "    |      Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits | Size:D*B|\n",
      "    +---------------+---------+----+----+-----+------+------+---------+\n",
      "    |layer10_out_U  |        0|  99|   0|    -|     1|   512|      512|\n",
      "    |layer11_out_U  |        0|  99|   0|    -|     1|    80|       80|\n",
      "    |layer2_out_U   |        0|  99|   0|    -|     1|  1024|     1024|\n",
      "    |layer4_out_U   |        0|  99|   0|    -|     1|  1024|     1024|\n",
      "    |layer5_out_U   |        0|  99|   0|    -|     1|   512|      512|\n",
      "    |layer7_out_U   |        0|  99|   0|    -|     1|   512|      512|\n",
      "    |layer8_out_U   |        0|  99|   0|    -|     1|   512|      512|\n",
      "    +---------------+---------+----+----+-----+------+------+---------+\n",
      "    |Total          |        0| 693|   0|    0|     7|  4176|     4176|\n",
      "    +---------------+---------+----+----+-----+------+------+---------+\n",
      "\n",
      "    * Expression: \n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |ap_idle       |       and|   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |Total         |          |   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "\n",
      "    * Multiplexer: \n",
      "    N/A\n",
      "\n",
      "    * Register: \n",
      "    N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Interface\n",
      "================================================================\n",
      "* Summary: \n",
      "+--------------------+-----+-----+------------+--------------------------+--------------+\n",
      "|      RTL Ports     | Dir | Bits|  Protocol  |       Source Object      |    C Type    |\n",
      "+--------------------+-----+-----+------------+--------------------------+--------------+\n",
      "|fc1_input_TDATA     |   in|  256|        axis|                 fc1_input|       pointer|\n",
      "|fc1_input_TVALID    |   in|    1|        axis|                 fc1_input|       pointer|\n",
      "|fc1_input_TREADY    |  out|    1|        axis|                 fc1_input|       pointer|\n",
      "|layer13_out_TDATA   |  out|   80|        axis|               layer13_out|       pointer|\n",
      "|layer13_out_TVALID  |  out|    1|        axis|               layer13_out|       pointer|\n",
      "|layer13_out_TREADY  |   in|    1|        axis|               layer13_out|       pointer|\n",
      "|ap_clk              |   in|    1|  ap_ctrl_hs|  testmodel_1_hls4ml_prj_1|  return value|\n",
      "|ap_rst_n            |   in|    1|  ap_ctrl_hs|  testmodel_1_hls4ml_prj_1|  return value|\n",
      "|ap_start            |   in|    1|  ap_ctrl_hs|  testmodel_1_hls4ml_prj_1|  return value|\n",
      "|ap_done             |  out|    1|  ap_ctrl_hs|  testmodel_1_hls4ml_prj_1|  return value|\n",
      "|ap_ready            |  out|    1|  ap_ctrl_hs|  testmodel_1_hls4ml_prj_1|  return value|\n",
      "|ap_idle             |  out|    1|  ap_ctrl_hs|  testmodel_1_hls4ml_prj_1|  return value|\n",
      "+--------------------+-----+-----+------------+--------------------------+--------------+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report(f'{model_to_test}/{model_revision}/hls4ml_prj_{hls4ml_revision}/')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c7edd591",
   "metadata": {},
   "source": [
    "Based on [a HLS4ML-PYNQ-demo](https://indico.cern.ch/event/985266/attachments/2161297/3646835/pynq_hls4ml.pdf) with a different board and backend. Block design is loosely based on [hls4ml-tutorial part 7a](https://github.com/fastmachinelearning/hls4ml-tutorial/blob/main/part7a_bitstream.ipynb)\n",
    "\n",
    "To open IP-block in Vivado\n",
    "1. \"Create New Project\"\n",
    "   1. Select appropriate name and folder\n",
    "   2. click next until you select the specific board and finish.\n",
    "\n",
    "2. Open IP Catalog in Project Manager to the left.\n",
    "   1. Right click in the window, \"Add repository\"\n",
    "   2. Select the folder containing hls4ml_proj. If you choose a parent folder to multiple hls4ml_proj-folders, multiple IP-blocks will be available.\n",
    "   3. To load new blocks, right click and \"Refresh all repositories\"\n",
    "\n",
    "3. \"Create Block Design\"\n",
    "\n",
    "4. Add\n",
    "   1. IP-block from HLS4ML\n",
    "   2. Zynq UltraScale+ MPSoC (zynq_ultra_ps_e), which represents the hard-cpu-core with its AXI-busses and CLKs\n",
    "   3. AXI Direct Memory Access (DMA), which has a PYNQ-overlay by default which is used to load data both ways.\n",
    "   4. AXI Interconnects\n",
    "\n",
    "5. \"Validate\"\n",
    "6. \"Generate wrapper\" for top-module\n",
    "7. \"Generate bitstream\"\n",
    "8. Move to the devkit, either by SSH (SCP) or USB-drive\n",
    "   1. Needs the .bit bitstream and the .hwh project-overview [(reference)](https://pynq.readthedocs.io/en/latest/overlay_design_methodology/overlay_design.html)\n",
    "10. Overlay the \n",
    "   \n",
    "\n",
    "Resources\n",
    "- [PYNQ Overlay Tutorial](https://pynq.readthedocs.io/en/latest/overlay_design_methodology/overlay_tutorial.html)\n",
    "- [PYNQ DMA-overlay source code](https://pynq.readthedocs.io/en/latest/_modules/pynq/lib/dma.html#)\n",
    "- [Reference for how VivadoAccelerator-backend offers device control through its driver](https://github.com/fastmachinelearning/hls4ml/blob/main/hls4ml/templates/vivado_accelerator/pynq-z2/python_drivers/axi_stream_driver.py)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "id": "c7d296ba",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "5188/5188 [==============================] - 5s 877us/step\n",
      "Predicted class: 0 (g)\n",
      "True class: 1 (q)\n",
      "Prediction probabilities: [0.4891029  0.3118827  0.02856407 0.08409923 0.08635101]\n"
     ]
    }
   ],
   "source": [
    "# Run inference on a single test sample\n",
    "x_single = X_test[0:1]  # Get first test sample\n",
    "prediction = model.predict(X_test)\n",
    "predicted_class = np.argmax(prediction, axis=1)\n",
    "true_class = np.argmax(y_test[0])\n",
    "\n",
    "print(f\"Predicted class: {predicted_class[0]} ({classes[predicted_class[0]]})\")\n",
    "print(f\"True class: {true_class} ({classes[true_class]})\")\n",
    "print(f\"Prediction probabilities: {prediction[0]}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "eca60db7",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([0, 1, 2, ..., 3, 2, 3])"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "predicted_class"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "32060873",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "dtype('float32')"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "prediction[0].dtype()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "6c63ae78",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([501, 319,  29,  86,  88], dtype=int16)"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "np.round(prediction[0] * 2**10).astype(np.int16)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "7063ae77",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([4.7763955e-04, 3.0457295e-04, 2.7894597e-05, 8.2128150e-05,\n",
       "       8.4327155e-05], dtype=float32)"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "prediction[0].astype(np.float32) / 2**10"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "id": "99bc75ff",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "5188/5188 [==============================] - 5s 904us/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[0.01034625, 0.03789446, 0.10147112, 0.7615444 , 0.08874381],\n",
       "       [0.01034625, 0.03789446, 0.10147112, 0.7615444 , 0.08874381],\n",
       "       [0.01034625, 0.03789446, 0.10147112, 0.7615444 , 0.08874381],\n",
       "       ...,\n",
       "       [0.01034625, 0.03789446, 0.10147112, 0.7615444 , 0.08874381],\n",
       "       [0.01034625, 0.03789446, 0.10147112, 0.7615444 , 0.08874381],\n",
       "       [0.01034625, 0.03789446, 0.10147112, 0.7615444 , 0.08874381]],\n",
       "      dtype=float32)"
      ]
     },
     "execution_count": 27,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "res = model.predict(np.zeros(X_test.shape))\n",
    "res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3d15211c",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "hls4ml-kv260-testenv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.16"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
