<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/resources/spdi-openaccess-jats.xsl"?>
<!DOCTYPE response [
	
<!ENTITY % article SYSTEM "http://jats.nlm.nih.gov/archiving/1.2/JATS-archivearticle1.dtd">
<!ENTITY % book-part-wrapper SYSTEM "http://jats.nlm.nih.gov/extensions/bits/2.0/BITS-book2.dtd">
	]><response><apiMessage>This XML was provided by Springer Nature</apiMessage><query>doi:10.1007/s43236-022-00508-9</query><apiKey>87ba7cb21f89ce78154df796840621f4</apiKey><result><total>1</total><start>1</start><pageLength>2</pageLength><recordsDisplayed>1</recordsDisplayed></result><records><article dtd-version="1.2" article-type="research-article" xml:lang="en" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><front><journal-meta><journal-id journal-id-type="publisher-id">43236</journal-id><journal-title-group><journal-title>Journal of Power Electronics</journal-title><abbrev-journal-title abbrev-type="publisher">J. Power Electron.</abbrev-journal-title></journal-title-group><issn pub-type="ppub">1598-2092</issn><issn pub-type="epub">2093-4718</issn><publisher><publisher-name>Springer Nature Singapore</publisher-name><publisher-loc>Singapore</publisher-loc></publisher></journal-meta><article-meta><article-id pub-id-type="publisher-id">s43236-022-00508-9</article-id><article-id pub-id-type="manuscript">508</article-id><article-id pub-id-type="doi">10.1007/s43236-022-00508-9</article-id><article-categories><subj-group subj-group-type="heading"><subject>Original Article</subject></subj-group></article-categories><title-group><article-title xml:lang="en">A modular switched-capacitor multilevel inverter featuring voltage gain ability</article-title></title-group><contrib-group><contrib contrib-type="author" id="Au1"><name><surname>Wang</surname><given-names>Yaoqiang</given-names></name><xref ref-type="aff" rid="Aff1">1</xref><xref ref-type="aff" rid="Aff2">2</xref><bio><sec><title>Yaoqiang Wang</title><p id="Par1">received his B.S. degree from Hangzhou Dianzi University, Hangzhou, China, in 2006; and his M.S. and Ph.D. degrees from the Harbin Institute of Technology, Harbin, China, in 2008 and 2013, respectively. He is currently working with the School of Electrical Engineering, Zhengzhou University, Zhengzhou, China. He is also serving as the Director of the Henan Provincial Engineering Research Center of Power Electronics and Energy Systems (HERC-PEES). He has authored or coauthored more than 60 technical papers including over 50 journal papers, and is the holder of more than 20 patents. His current research interests include power electronics, renewable power generation, flexible power distribution, electric motor drive, and electrified transportation.<fig id="Figa" position="anchor"><graphic specific-use="web" mime-subtype="JPEG" xlink:href="MediaObjects/43236_2022_508_Figa_HTML.jpg" position="anchor" id="MO100"/></fig></p></sec></bio></contrib><contrib contrib-type="author" id="Au2"><name><surname>Ye</surname><given-names>Juncheng</given-names></name><xref ref-type="aff" rid="Aff1">1</xref><xref ref-type="aff" rid="Aff2">2</xref><bio><sec><title>Juncheng Ye</title><p id="Par2">was born in Zhoukou, China, in 1999. He received his B.S. degree in Electrical Engineering and Automation from the Henan Polytechnic University, Jiaozuo, China, in 2020. He is presently working towards his M.S. degree in Electrical Engineering at Zhengzhou University, Zhengzhou, China. His current research interests include electric energy conversion and renewable energy generation.<fig id="Figb" position="anchor"><graphic specific-use="web" mime-subtype="JPEG" xlink:href="MediaObjects/43236_2022_508_Figb_HTML.jpg" position="anchor" id="MO101"/></fig></p></sec></bio></contrib><contrib contrib-type="author" id="Au3"><name><surname>Ku</surname><given-names>Ruohan</given-names></name><xref ref-type="aff" rid="Aff1">1</xref><xref ref-type="aff" rid="Aff3">3</xref><bio><sec><title>Ruohan Ku</title><p id="Par3">received his B.S. degree in Electrical Engineering and Automation from the Shihezi University, Shihezi, China, in 2017 and the M.S. degree in Electrical Engineering from Zhengzhou University, Zhengzhou, China, in 2020. He is presently working in the Xuchang Power Supply Company, State Grid Henan Electric Power Co., Ltd., Xuchang, China. His current research interests include electric energy conversion and renewable energy generation.<fig id="Figc" position="anchor"><graphic specific-use="web" mime-subtype="JPEG" xlink:href="MediaObjects/43236_2022_508_Figc_HTML.jpg" position="anchor" id="MO102"/></fig></p></sec></bio></contrib><contrib contrib-type="author" id="Au4"><name><surname>Shen</surname><given-names>Yuchen</given-names></name><xref ref-type="aff" rid="Aff4">4</xref><bio><sec><title>Yuchen Shen</title><p id="Par4">was born in Henan, China, in 1999. He received his first-class BEng (Hons) in Electrical Engineering at the University of Sheffield in 2021. He is currently taking MSc in Electronics and Electrical Engineering at the University of Sheffield. His current research interest includes novel topology in power conversion and renewable energy conversion.<fig id="Figd" position="anchor"><graphic specific-use="web" mime-subtype="JPEG" xlink:href="MediaObjects/43236_2022_508_Figd_HTML.jpg" position="anchor" id="MO103"/></fig></p></sec></bio></contrib><contrib contrib-type="author" corresp="yes" id="Au5"><contrib-id contrib-id-type="orcid">http://orcid.org/0000-0002-0649-9493</contrib-id><name><surname>Li</surname><given-names>Gen</given-names></name><address><email>lig9@cardiff.ac.uk</email></address><xref ref-type="aff" rid="Aff1">1</xref><xref ref-type="aff" rid="Aff5">5</xref><xref ref-type="corresp" rid="IDs43236022005089_cor5">e</xref><bio><sec><title>Gen Li</title><p id="Par5">received his B.S. degree in Electrical Engineering and its Automation from Northeast Electric Power University, Jilin, China, in 2011; his M.S. degree in Power Engineering from Nanyang Technological University, Singapore, in 2013; and his Ph.D. degree in Electrical Engineering from Cardiff University, Cardiff, U.K., in 2018. From 2013 to 2016, he was a Marie Curie Early-Stage Research Fellow funded by the European Union’s MEDOW project. He has been a Visiting Researcher at China Electric Power Research Institute and Global Energy Interconnection Research Institute, Beijing, China, at Elia, Brussels, Belgium and at Toshiba International (Europe), London, U.K. He has been a Research Associate at the School of Engineering, Cardiff University since 2017. His research interests include control and protection of HVDC and MVDC technologies, power electronics, reliability modelling and evaluation of power electronics systems. Dr. Li is a Chartered Engineer in the U.K. He is an Associate Editor of the CSEE Journal of Power and Energy Systems. He is an Editorial Board Member of CIGRE ELECTRA. His Ph.D. thesis received the First CIGRE Thesis Award in 2018.<fig id="Fige" position="anchor"><graphic specific-use="web" mime-subtype="JPEG" xlink:href="MediaObjects/43236_2022_508_Fige_HTML.jpg" position="anchor" id="MO104"/></fig></p></sec></bio></contrib><contrib contrib-type="author" id="Au6"><name><surname>Liang</surname><given-names>Jun</given-names></name><xref ref-type="aff" rid="Aff1">1</xref><xref ref-type="aff" rid="Aff5">5</xref><bio><sec><title>Jun Liang</title><p id="Par6">received his B.S. degree in Electric Power System and Automation from the Huazhong University of Science and Technology, Wuhan, China, in 1992; and his M.S. and Ph.D. degrees in Electric Power System and Automation from the China Electric Power Research Institute (CEPRI), Beijing, China, in 1995 and 1998, respectively. From 1998 to 2001, he was a Senior Engineer with CEPRI. From 2001 to 2005, he was a Research Associate in the Imperial College London, ENG, UK. From 2005 to 2007, he was a Senior Lecturer at the University of Glamorgan, Treforest, WLS, UK. He is presently working as a Professor of Power Electronics in the School of Engineering, Cardiff University, Cardiff, WLS, UK. He is also the Coordinator and Scientist-in-Charge of two European Commission Marie-Curie Action ITN/ETN projects: MEDOW (€3.9M) and InnoDC (€3.9M). His current research interests include HVDC, MVDC, FACTS, power system stability control, power electronics, and renewable power generation. Professor Liang is a Fellow of the Institution of Engineering and Technology (IET). He is serving as Chair of the IEEE UK and the Ireland Power Electronics Chapter. He is an Editorial Board Member of CSEE JPES. He is an Editor of the IEEE Transactions on Sustainable Energy.<fig id="Figf" position="anchor"><graphic specific-use="web" mime-subtype="JPEG" xlink:href="MediaObjects/43236_2022_508_Figf_HTML.jpg" position="anchor" id="MO105"/></fig></p></sec></bio></contrib><aff id="Aff1"><label>1</label><institution-wrap><institution-id institution-id-type="GRID">grid.207374.5</institution-id><institution-id institution-id-type="ISNI">0000 0001 2189 3846</institution-id><institution content-type="org-division">School of Electrical Engineering</institution><institution content-type="org-name">Zhengzhou University</institution></institution-wrap><addr-line content-type="city">Zhengzhou</addr-line><country country="CN">China</country></aff><aff id="Aff2"><label>2</label><institution-wrap><institution content-type="org-name">Henan Engineering Research Center of Power Electronics and Energy Systems</institution></institution-wrap><addr-line content-type="city">Zhengzhou</addr-line><country country="CN">China</country></aff><aff id="Aff3"><label>3</label><institution-wrap><institution content-type="org-division">Xuchang Power Supply Company</institution><institution content-type="org-name">State Grid Henan Electric Power Co., Ltd.</institution></institution-wrap><addr-line content-type="city">Xuchang</addr-line><country country="CN">China</country></aff><aff id="Aff4"><label>4</label><institution-wrap><institution-id institution-id-type="GRID">grid.11835.3e</institution-id><institution-id institution-id-type="ISNI">0000 0004 1936 9262</institution-id><institution content-type="org-name">The University of Sheffield</institution></institution-wrap><addr-line content-type="city">Sheffield</addr-line><country country="GB">UK</country></aff><aff id="Aff5"><label>5</label><institution-wrap><institution-id institution-id-type="GRID">grid.5600.3</institution-id><institution-id institution-id-type="ISNI">0000 0001 0807 5670</institution-id><institution content-type="org-division">School of Engineering</institution><institution content-type="org-name">Cardiff University</institution></institution-wrap><addr-line content-type="city">Cardiff</addr-line><country country="GB">UK</country></aff></contrib-group><author-notes><corresp id="IDs43236022005089_cor5"><label>e</label><email>lig9@cardiff.ac.uk</email></corresp></author-notes><pub-date date-type="pub" publication-format="electronic"><day>18</day><month>8</month><year>2022</year></pub-date><pub-date date-type="pub" publication-format="print"><month>1</month><year>2023</year></pub-date><volume>23</volume><issue seq="2">1</issue><fpage>11</fpage><lpage>22</lpage><history><date date-type="registration"><day>2</day><month>8</month><year>2022</year></date><date date-type="received"><day>30</day><month>3</month><year>2022</year></date><date date-type="rev-recd"><day>29</day><month>7</month><year>2022</year></date><date date-type="accepted"><day>2</day><month>8</month><year>2022</year></date><date date-type="online"><day>18</day><month>8</month><year>2022</year></date></history><permissions><copyright-statement content-type="compact">© The Author(s) 2022</copyright-statement><copyright-year>2022</copyright-year><copyright-holder>The Author(s)</copyright-holder><license license-type="open-access" xlink:href="http://creativecommons.org/licenses/by/4.0/"><license-p><bold>Open Access</bold>This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <ext-link xlink:href="http://creativecommons.org/licenses/by/4.0/" ext-link-type="uri">http://creativecommons.org/licenses/by/4.0/</ext-link>.</license-p></license></permissions><abstract xml:lang="en" id="Abs1"><title>Abstract</title><p id="Par7">This article presents a modular switched-capacitor multilevel inverter which uses two capacitors and a single dc source to obtain triple voltage gain. It is worth noting that the inherent inversion capacity removes the H-bridge, which can efficaciously diminish the voltage stress of switches, and the maximum voltage stress (MVS) on devices is kept within 2<italic>V</italic><sub>dc</sub>. Additionally, the proposed topology is able to integrate inductive load, and the capacitor voltage self-balancing can be achieved. Moreover, the modular structure also has an expandable topology which can generate more levels and raise the voltage gain by using multiple switched-capacitor units, meanwhile the voltage stress on power switches can be kept within 2<italic>V</italic><sub>dc</sub>. Furthermore, comprehensive analysis and comparison with other multilevel inverters have been implemented to certify the superiority of the proposed topology. Finally, the steady-state and dynamic performance of the proposed topology is examined through a seven-level inverter prototype, the validity and practicability of the topology are verified by simulations and experiments.</p></abstract><kwd-group xml:lang="en"><title>Keywords</title><kwd>Multilevel inverter</kwd><kwd>Switched-capacitor</kwd><kwd>Voltage gain</kwd><kwd>Voltage stress</kwd></kwd-group><funding-group><award-group><funding-source><institution-wrap><institution>National Natural Science Foundation of China</institution><institution-id institution-id-type="doi" vocab="open-funder-registry">http://dx.doi.org/10.13039/501100001809</institution-id></institution-wrap></funding-source><award-id award-type="FundRef grant">51507155</award-id><principal-award-recipient><name><surname>Wang</surname><given-names>Yaoqiang</given-names></name></principal-award-recipient></award-group></funding-group><custom-meta-group><custom-meta><meta-name>publisher-imprint-name</meta-name><meta-value>Springer</meta-value></custom-meta><custom-meta><meta-name>volume-issue-count</meta-name><meta-value>12</meta-value></custom-meta><custom-meta><meta-name>issue-article-count</meta-name><meta-value>15</meta-value></custom-meta><custom-meta><meta-name>issue-toc-levels</meta-name><meta-value>0</meta-value></custom-meta><custom-meta><meta-name>issue-pricelist-year</meta-name><meta-value>2023</meta-value></custom-meta><custom-meta><meta-name>issue-copyright-holder</meta-name><meta-value>The Author(s) under exclusive licence to The Korean Institute of Power Electronics</meta-value></custom-meta><custom-meta><meta-name>issue-copyright-year</meta-name><meta-value>2023</meta-value></custom-meta><custom-meta><meta-name>article-contains-esm</meta-name><meta-value>No</meta-value></custom-meta><custom-meta><meta-name>article-numbering-style</meta-name><meta-value>ContentOnly</meta-value></custom-meta><custom-meta><meta-name>article-registration-date-year</meta-name><meta-value>2022</meta-value></custom-meta><custom-meta><meta-name>article-registration-date-month</meta-name><meta-value>8</meta-value></custom-meta><custom-meta><meta-name>article-registration-date-day</meta-name><meta-value>2</meta-value></custom-meta><custom-meta><meta-name>article-toc-levels</meta-name><meta-value>0</meta-value></custom-meta><custom-meta><meta-name>toc-levels</meta-name><meta-value>0</meta-value></custom-meta><custom-meta><meta-name>volume-type</meta-name><meta-value>Regular</meta-value></custom-meta><custom-meta><meta-name>journal-product</meta-name><meta-value>ArchiveJournal</meta-value></custom-meta><custom-meta><meta-name>numbering-style</meta-name><meta-value>ContentOnly</meta-value></custom-meta><custom-meta><meta-name>article-grants-type</meta-name><meta-value>OpenChoice</meta-value></custom-meta><custom-meta><meta-name>metadata-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>abstract-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>bodypdf-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>bodyhtml-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>bibliography-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>esm-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>online-first</meta-name><meta-value>false</meta-value></custom-meta><custom-meta><meta-name>pdf-file-reference</meta-name><meta-value>BodyRef/PDF/43236_2022_Article_508.pdf</meta-value></custom-meta><custom-meta><meta-name>pdf-type</meta-name><meta-value>Typeset</meta-value></custom-meta><custom-meta><meta-name>target-type</meta-name><meta-value>OnlinePDF</meta-value></custom-meta><custom-meta><meta-name>issue-online-date-year</meta-name><meta-value>2023</meta-value></custom-meta><custom-meta><meta-name>issue-online-date-month</meta-name><meta-value>1</meta-value></custom-meta><custom-meta><meta-name>issue-online-date-day</meta-name><meta-value>1</meta-value></custom-meta><custom-meta><meta-name>issue-print-date-year</meta-name><meta-value>2023</meta-value></custom-meta><custom-meta><meta-name>issue-print-date-month</meta-name><meta-value>1</meta-value></custom-meta><custom-meta><meta-name>issue-print-date-day</meta-name><meta-value>1</meta-value></custom-meta><custom-meta><meta-name>issue-type</meta-name><meta-value>Regular</meta-value></custom-meta><custom-meta><meta-name>article-type</meta-name><meta-value>OriginalPaper</meta-value></custom-meta><custom-meta><meta-name>journal-subject-primary</meta-name><meta-value>Engineering</meta-value></custom-meta><custom-meta><meta-name>journal-subject-secondary</meta-name><meta-value>Power Electronics, Electrical Machines and Networks</meta-value></custom-meta><custom-meta><meta-name>journal-subject-collection</meta-name><meta-value>Engineering</meta-value></custom-meta><custom-meta><meta-name>open-access</meta-name><meta-value>true</meta-value></custom-meta></custom-meta-group></article-meta></front><body><sec id="Sec1"><title>Introduction</title><p id="Par8">To achieve net-zero carbon emission, the use of renewable energy like solar energy and wind energy is increasing. The conversion of DC to AC is an important interface for the photovoltaic power generation system. The DC voltage produced by the panels is low, which needs an inverter with a voltage boosting capability to meet the applications of medium voltage systems.</p><p id="Par9">Multilevel inverters (MLIs), which are composed of power switches, capacitors and other components, can generate multiple voltage levels with low total harmonic distortion and also play a crucial role in energy conversion systems including photovoltaic power generation [<xref ref-type="bibr" rid="CR1">1</xref>–<xref ref-type="bibr" rid="CR3">3</xref>]. Conventional MLIs can be divided into three types: diode-clamped multilevel inverter [<xref ref-type="bibr" rid="CR4">4</xref>, <xref ref-type="bibr" rid="CR5">5</xref>], flying capacitor multilevel inverter [<xref ref-type="bibr" rid="CR6">6</xref>, <xref ref-type="bibr" rid="CR7">7</xref>] and cascaded H-bridge multilevel inverter [<xref ref-type="bibr" rid="CR8">8</xref>, <xref ref-type="bibr" rid="CR9">9</xref>]. However, the diode-clamped MLIs employ a lot of clamping diodes to obtain multilevel output, and the flying capacitor MLIs need numerous clamping capacitors which need a complex control strategy to achieve the voltage-self-balance. Cascaded H-bridge MLIs can obtain multilevel voltage by utilizing multiple isolated sources, which leads to an increase in cost and limits the application scenarios. It is noteworthy that the modular multilevel converters have come to be emerging multilevel voltage converter topology due to their modularity and superb performance. However, the capacitor voltage balancing strategies are complex [<xref ref-type="bibr" rid="CR10">10</xref>].</p><p id="Par10">To overcome the gaps of the above-mentioned converters, the switched-capacitor multilevel inverters (SCMLIs) have been the popular method, which has the advantages of reducing the d<italic>v</italic>/d<italic>t</italic> on switches, voltage-self-balance, low switching frequency, and so on [<xref ref-type="bibr" rid="CR11">11</xref>, <xref ref-type="bibr" rid="CR12">12</xref>]. The SCMLIs can obtain voltage gain using a switched-capacitor technique, and the polarity of the output voltage can be changed through the H-bridge structure [<xref ref-type="bibr" rid="CR13">13</xref>–<xref ref-type="bibr" rid="CR15">15</xref>]. The switched-capacitor inverter proposed in [<xref ref-type="bibr" rid="CR13">13</xref>] can achieve seven-level output, which uses fewer power devices than the traditional multilevel inverter and reduces the voltage fluctuation of the capacitor. The work [<xref ref-type="bibr" rid="CR15">15</xref>] also proposes a 7-level inverter with self-voltage balancing, which can integrate inductive loads. However, the above SCMLIs only output a limited number of levels and achieve a low boosting factor. Some expandable SCMLIs with H-bridge are proposed successively [<xref ref-type="bibr" rid="CR16">16</xref>–<xref ref-type="bibr" rid="CR18">18</xref>]. The expandable SCMLIs with two different topologies are proposed in [<xref ref-type="bibr" rid="CR17">17</xref>]. The inverter can be extended by employing <italic>n</italic> units to increase boosting factor. A new inverter topology structure is proposed based on switched capacitor (SC) cell in [<xref ref-type="bibr" rid="CR18">18</xref>], which can be expanded to obtain more output levels and the capacitor voltage is self-balanced as well.</p><p id="Par11">The above designs have a common demerit of using an H-bridge to change voltage polarity, which leads to power switches sustain the crest value of output voltage. Therefore, the switched-capacitor inverter proposed in [<xref ref-type="bibr" rid="CR19">19</xref>] can output seven-level without H-bridge, and maximum voltage stress is kept within 2<italic>V</italic><sub>dc</sub> which can efficaciously lower the total standing voltage (TSV). Furthermore, a nine-level SCMLI is proposed in [<xref ref-type="bibr" rid="CR20">20</xref>]. The inverter can make sure that the peak reverse voltage of switches is kept within <italic>V</italic><sub>dc</sub>, and a voltage gain of 2 is obtained. With the development of research,  expandable multilevel inverters without H-bridge have been proposed [<xref ref-type="bibr" rid="CR21">21</xref>, <xref ref-type="bibr" rid="CR22">22</xref>]. The topology proposed in [<xref ref-type="bibr" rid="CR21">21</xref>] has a novel structure of switched-capacitor, and numerous voltage levels can be obtained to improve the boosting factor. However, the maximum voltage stress of power switches is the peak of output voltage. The switched-capacitor inverter proposed in [<xref ref-type="bibr" rid="CR22">22</xref>] can boost input voltage with reduced power switches, and the voltage of all capacitors is self-balanced without using other circuits. The topology removed H-bridge because of the inherent polarity generation circuit since the voltage stress is also reduced.</p><p id="Par12">The H-bridge is replaced by two half-bridges on both sides of the inverters to diminish the stress on switches [<xref ref-type="bibr" rid="CR23">23</xref>–<xref ref-type="bibr" rid="CR25">25</xref>]. The inverter proposed in [<xref ref-type="bibr" rid="CR23">23</xref>] set an appropriate ratio of dc sources to significantly increase the output levels. However, the stress of some switches also is the maximum value of output voltage, the same issue can be found in [<xref ref-type="bibr" rid="CR24">24</xref>]. The inverter proposed in [<xref ref-type="bibr" rid="CR25">25</xref>] has low voltage stress on switches, but numerous devices are employed to reduce voltage stress.</p><p id="Par13">In this study, a 7-level modular switched-capacitor inverter is proposed, the topology can obtain triple voltage gain with two capacitors. Additionally, the maximum voltage stress (MVS) of switches is kept within 2<italic>V</italic><sub>dc</sub>, and the inverter can achieve the inversion process without H-bridge. Moreover, the capacitor voltage can be self-balanced which simplifies the control strategy. Based on the above analysis, a comprehensive comparison has been carried out, which is summarized in Table <xref rid="Tab1" ref-type="table">1</xref>.<table-wrap id="Tab1"><label>Table 1</label><caption xml:lang="en"><p>Comparison between the previous topologies and the proposed topology</p></caption><table frame="hsides" rules="groups"><thead><tr><th align="left"><p>The gaps of previous topologies</p></th><th align="left"><p>The method of proposed topology</p></th></tr></thead><tbody><tr><td align="left"><p>High MVS of switches: in topologies [<xref ref-type="bibr" rid="CR13">13</xref>, <xref ref-type="bibr" rid="CR14">14</xref>, <xref ref-type="bibr" rid="CR18">18</xref>]</p></td><td align="left"><p>The MVS of all switches is kept within 2<italic>V</italic><sub>dc</sub></p></td></tr><tr><td align="left"><p>Multiple dc sources are employed: in topologies [<xref ref-type="bibr" rid="CR16">16</xref>, <xref ref-type="bibr" rid="CR23">23</xref>, <xref ref-type="bibr" rid="CR24">24</xref>]</p></td><td align="left"><p>Single dc source is used</p></td></tr><tr><td align="left"><p>Low voltage gain: in topologies [<xref ref-type="bibr" rid="CR11">11</xref>, <xref ref-type="bibr" rid="CR19">19</xref>, <xref ref-type="bibr" rid="CR20">20</xref>]</p></td><td align="left"><p>A triple voltage gain is obtained</p></td></tr><tr><td align="left"><p>Complex control of capacitor voltage: in topologies [<xref ref-type="bibr" rid="CR6">6</xref>, <xref ref-type="bibr" rid="CR7">7</xref>, <xref ref-type="bibr" rid="CR10">10</xref>]</p></td><td align="left"><p>The capacitor voltage is self-balanced</p></td></tr></tbody></table></table-wrap></p></sec><sec id="Sec2"><title>Configuration and operation principle</title><p id="Par14">In this section, the working principle of the switched-capacitor is given following the introduction of the topology. On this basis, a bidirectional switched-capacitor module is submitted. Then the proposed SCMLI is formed through the combination of the modules.</p><sec id="Sec3"><title>Switched-capacitor module</title><p id="Par15">To reduce the stress on switches and obtain the boosting factor, Fig. <xref rid="Fig1" ref-type="fig">1</xref>a shows a bidirectional switched-capacitor module of the proposed topology. The switched-capacitor module is presented in the shadow square. It can be seen that the switched-capacitor module is composed of five switches and one capacitor, in which <italic>S</italic><sub>n1</sub>–<italic>S</italic><sub>n4</sub> are switches with anti-parallel diodes and <italic>S</italic><sub>n5</sub> is the switch without an anti-parallel diode. When switches <italic>S</italic><sub>n3</sub> and <italic>S</italic><sub>n4</sub> are turned off but other power switches are turned on, the capacitors <italic>C</italic><sub>n</sub> can be charged in parallel with the dc source, as shown in Fig. <xref rid="Fig1" ref-type="fig">1</xref>b. When the switches <italic>S</italic><sub>n3</sub> are turned on and other switches are turned off, the capacitors <italic>C</italic><sub>n</sub> are discharged in series with the dc source, as shown in Fig. <xref rid="Fig1" ref-type="fig">1</xref>c. Similarly, the switches <italic>S</italic><sub>n4</sub> are turned on and other switches are turned off in Fig. <xref rid="Fig1" ref-type="fig">1</xref>d, and the capacitors <italic>C</italic><sub>n</sub> are discharged by the dc source, but the polarity of the output voltage is opposite to the state of Fig. <xref rid="Fig1" ref-type="fig">1</xref>c. Obviously, the maximum voltage stress of switches <italic>S</italic><sub>n3</sub> and <italic>S</italic><sub>n4</sub> are kept within 2<italic>V</italic><sub>dc</sub>, and the MVS of other switches are kept within <italic>V</italic><sub>dc</sub>. Thus, the total standing voltage (TSV) of the presented module is expressed as:<disp-formula id="Equ1"><label>1</label><alternatives><mml:math display="block" id="Equ1_Math"><mml:mrow><mml:mtext>TSV</mml:mtext><mml:mo>=</mml:mo><mml:mn>2</mml:mn><mml:msub><mml:mi>V</mml:mi><mml:mtext>dc</mml:mtext></mml:msub><mml:mo>+</mml:mo><mml:mn>2</mml:mn><mml:msub><mml:mi>V</mml:mi><mml:mtext>dc</mml:mtext></mml:msub><mml:mo>+</mml:mo><mml:mn>3</mml:mn><mml:msub><mml:mi>V</mml:mi><mml:mtext>dc</mml:mtext></mml:msub><mml:mo>=</mml:mo><mml:mn>7</mml:mn><mml:msub><mml:mi>V</mml:mi><mml:mtext>dc</mml:mtext></mml:msub><mml:mo>.</mml:mo></mml:mrow></mml:math><tex-math id="Equ1_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$${\text{TSV}} = 2V_{{{\text{dc}}}} + 2V_{{{\text{dc}}}} + 3V_{{{\text{dc}}}} = 7V_{{{\text{dc}}}} .$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="43236_2022_508_Article_Equ1.gif"/></alternatives></disp-formula><fig id="Fig1"><label>Fig. 1</label><caption xml:lang="en"><p>Switched-capacitor modules</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/43236_2022_508_Fig1_HTML.png" id="MO1"/></fig></p><p id="Par16">Therefore, the proposed switched-capacitor module can achieve twice the voltage gain and effectively reduce the voltage stress of switches.</p></sec><sec id="Sec4"><title>Proposed topology</title><p id="Par17">Figure <xref rid="Fig2" ref-type="fig">2</xref> presents a generalized SCMLI. It can be seen that the topology is composed of multiple switched-capacitor modules which can raise the output levels and obtain a higher boosting factor. To facilitate analysis, this study takes the proposed seven-level inverter as the instance in Fig. <xref rid="Fig3" ref-type="fig">3</xref>a, which can achieve the capacitor voltage self-balancing and obtain triple voltage gain with two capacitors. The H-bridge is eliminated due to the inherent inversion capacity. The seven working modes of the inverter are shown in Fig. <xref rid="Fig3" ref-type="fig">3</xref>b–h when the output levels are: ± 3<italic>V</italic><sub>dc</sub>, ± 2<italic>V</italic><sub>dc</sub>, ± <italic>V</italic><sub>dc</sub> and 0.<fig id="Fig2"><label>Fig. 2</label><caption xml:lang="en"><p>Proposed generalized SCMLI</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/43236_2022_508_Fig2_HTML.png" id="MO2"/></fig><fig id="Fig3"><label>Fig. 3</label><caption xml:lang="en"><p>Proposed 7-level inverter: <bold>a</bold> topological structure; <bold>b</bold>–<bold>h</bold> the working states of the inverter: 3<italic>V</italic><sub>dc</sub>, 2<italic>V</italic><sub>dc</sub>, <italic>V</italic><sub>dc</sub>, 0, − <italic>V</italic><sub>dc</sub>, − 2<italic>V</italic><sub>dc</sub>, − 3<italic>V</italic><sub>dc</sub></p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/43236_2022_508_Fig3_HTML.png" id="MO3"/></fig></p></sec><sec id="Sec5"><title>Operating principle</title><p id="Par18">The working state of the 7-level topology is presented in Table <xref rid="Tab2" ref-type="table">2</xref>, wherein the bold values are the alternative operating states which can obtain the same output voltage level, “C”, “D”, and “–” demonstrate the charging, discharging, and idle modes of the capacitors, respectively.<table-wrap id="Tab2"><label>Table 2</label><caption xml:lang="en"><p>Operating states of the proposed topology</p></caption><table frame="hsides" rules="groups"><thead><tr><th align="left" rowspan="2"><p>Modes</p></th><th align="left" rowspan="2"><p>On-state switches</p></th><th align="left"><p>Capacitors</p></th><th align="left" rowspan="2"><p>Levels</p></th></tr><tr><th align="left"><p><italic>C</italic><sub>1</sub>, <italic>C</italic><sub>2</sub></p></th></tr></thead><tbody><tr><td align="left"><p>1</p></td><td align="left"><p><italic>S</italic><sub>1</sub>, <italic>S</italic><sub>13</sub>, <italic>S</italic><sub>23</sub>, S<sub>4</sub></p></td><td align="left"><p>D, D</p></td><td align="left"><p>3<italic>V</italic><sub>dc</sub></p></td></tr><tr><td align="left"><p>2</p></td><td align="left"><p><italic>S</italic><sub>1</sub>, <italic>S</italic><sub>11</sub>, <italic>S</italic><sub>12</sub>, <italic>S</italic><sub>23</sub>, S<sub>4</sub></p></td><td align="left"><p>D, D</p></td><td align="left" rowspan="2"><p>2<italic>V</italic><sub>dc</sub></p></td></tr><tr><td align="left"><p><bold>3</bold></p></td><td align="left"><p><bold><italic>S</italic></bold><sub><bold>1</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>11</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>12</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>15</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>23</bold></sub><bold>, S</bold><sub><bold>4</bold></sub></p></td><td align="left"><p><bold>C, D</bold></p></td></tr><tr><td align="left"><p><bold>4</bold></p></td><td align="left"><p><bold><italic>S</italic></bold><sub><bold>1</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>11</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>12</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>21</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>22</bold></sub><bold>, S</bold><sub><bold>4</bold></sub></p></td><td align="left"><p><bold>–, D</bold></p></td><td align="left" rowspan="3"><p><italic>V</italic><sub>dc</sub></p></td></tr><tr><td align="left"><p><bold>5</bold></p></td><td align="left"><p><bold><italic>S</italic></bold><sub><bold>1</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>11</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>12</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>15</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>23</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>3</bold></sub></p></td><td align="left"><p><bold>C, –</bold></p></td></tr><tr><td align="left"><p>6</p></td><td align="left"><p><italic>S</italic><sub>1</sub>, <italic>S</italic><sub>11</sub>, <italic>S</italic><sub>12</sub>, <italic>S</italic><sub>15</sub>, <italic>S</italic><sub>21</sub>, <italic>S</italic><sub>22</sub>, <italic>S</italic><sub>25</sub>, S<sub>4</sub></p></td><td align="left"><p>C, C</p></td></tr><tr><td align="left"><p>7</p></td><td align="left"><p><italic>S</italic><sub>1</sub>, <italic>S</italic><sub>11</sub>, <italic>S</italic><sub>12</sub>, <italic>S</italic><sub>15</sub>, <italic>S</italic><sub>21</sub>, <italic>S</italic><sub>22</sub>, <italic>S</italic><sub>25</sub>, <italic>S</italic><sub>3</sub></p></td><td align="left"><p>C, C</p></td><td align="left"><p>0</p></td></tr><tr><td align="left"><p>8</p></td><td align="left"><p><italic>S</italic><sub>2</sub> , <italic>S</italic><sub>11</sub>, <italic>S</italic><sub>12</sub>, <italic>S</italic><sub>15</sub>, <italic>S</italic><sub>21</sub>, <italic>S</italic><sub>22</sub>, <italic>S</italic><sub>25</sub>, <italic>S</italic><sub>3</sub></p></td><td align="left"><p>C, C</p></td><td align="left" rowspan="3"><p>− <italic>V</italic><sub>dc</sub></p></td></tr><tr><td align="left"><p><bold>9</bold></p></td><td align="left"><p><bold><italic>S</italic></bold><sub><bold>2</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>11</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>12</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>15</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>21</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>22</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>3</bold></sub></p></td><td align="left"><p><bold>C</bold><bold>, </bold><bold>–</bold></p></td></tr><tr><td align="left"><p><bold>10</bold></p></td><td align="left"><p><bold><italic>S</italic></bold><sub><bold>1</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>11</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>12</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>24</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>3</bold></sub></p></td><td align="left"><p><bold>–, D</bold></p></td></tr><tr><td align="left"><p><bold>11</bold></p></td><td align="left"><p><bold><italic>S</italic></bold><sub><bold>2</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>11</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>12</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>15</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>24</bold></sub><bold>, </bold><bold><italic>S</italic></bold><sub><bold>3</bold></sub></p></td><td align="left"><p><bold>C, D</bold></p></td><td align="left" rowspan="2"><p>− 2<italic>V</italic><sub>dc</sub></p></td></tr><tr><td align="left"><p>12</p></td><td align="left"><p><italic>S</italic><sub>1</sub>, <italic>S</italic><sub>14</sub>, <italic>S</italic><sub>24</sub>, <italic>S</italic><sub>3</sub></p></td><td align="left"><p>D, D</p></td></tr><tr><td align="left"><p>13</p></td><td align="left"><p><italic>S</italic><sub>2</sub>, <italic>S</italic><sub>14</sub>, <italic>S</italic><sub>24</sub>, <italic>S</italic><sub>3</sub></p></td><td align="left"><p>D, D</p></td><td align="left"><p>− 3<italic>V</italic><sub>dc</sub></p></td></tr></tbody></table></table-wrap></p><p id="Par19">The working principle of the inverter is analyzed as shown follows:<list list-type="order"><list-item><p id="Par20"><italic>V</italic><sub>out</sub> = 3<italic>V</italic><sub>dc</sub>: When the switches <italic>S</italic><sub>13</sub> and <italic>S</italic><sub>23</sub> are turned ON, capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub> can be charged to <italic>V</italic><sub>dc</sub>, as shown in Fig. <xref rid="Fig3" ref-type="fig">3</xref>b. Then output voltage 3<italic>V</italic><sub>dc</sub> is synthesized by turning ON the switches <italic>S</italic><sub>1</sub> and <italic>S</italic><sub>4</sub>.</p></list-item><list-item><p id="Par21"><italic>V</italic><sub>out</sub> = 2<italic>V</italic><sub>dc</sub>: When the switches <italic>S</italic><sub>11</sub>, <italic>S</italic><sub>12</sub> and <italic>S</italic><sub>23</sub> are turned ON, capacitor <italic>C</italic><sub>1</sub> is discharged in series with capacitor <italic>C</italic><sub>2</sub>, as shown in Fig. <xref rid="Fig3" ref-type="fig">3</xref>c. Then output voltage 2<italic>V</italic><sub>dc</sub> can be synthesized by turning ON the switches <italic>S</italic><sub>1</sub> and <italic>S</italic><sub>4</sub>.</p></list-item><list-item><p id="Par22"><italic>V</italic><sub>out</sub> =  ± <italic>V</italic><sub>dc</sub>: When the switches <italic>S</italic><sub>11</sub>, <italic>S</italic><sub>12</sub>, <italic>S</italic><sub>15</sub>, <italic>S</italic><sub>21</sub>, <italic>S</italic><sub>22</sub> and <italic>S</italic><sub>25</sub> are turned ON, capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub> can be charged to <italic>V</italic><sub>dc</sub>, as shown in Fig. <xref rid="Fig3" ref-type="fig">3</xref>d, f. The output voltage <italic>V</italic><sub>dc</sub> is synthesized by turning ON the switches <italic>S</italic><sub>1</sub> and <italic>S</italic><sub>4</sub>, while the negative output voltage –<italic>V</italic><sub>dc</sub> can be obtained by turning ON switches <italic>S</italic><sub>2</sub> and <italic>S</italic><sub>3</sub>.</p></list-item><list-item><p id="Par23"><italic>V</italic><sub>out</sub> = 0: When the switches <italic>S</italic><sub>11</sub>, <italic>S</italic><sub>12</sub>, <italic>S</italic><sub>15</sub>, <italic>S</italic><sub>21</sub>, <italic>S</italic><sub>22</sub> and <italic>S</italic><sub>25</sub> are turned ON, capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub> can be charged to <italic>V</italic><sub>dc</sub>, as shown in Fig. <xref rid="Fig3" ref-type="fig">3</xref>e. Zero output level is synthesized by turning ON switches <italic>S</italic><sub>1</sub> and <italic>S</italic><sub>3</sub>.</p></list-item><list-item><p id="Par24"><italic>V</italic><sub>out</sub> = − 2<italic>V</italic><sub>dc</sub>: When the switches <italic>S</italic><sub>14</sub> and <italic>S</italic><sub>24</sub> are turned ON, capacitor <italic>C</italic><sub>1</sub> is discharged in series with capacitor <italic>C</italic><sub>2</sub>, as shown in Fig. <xref rid="Fig3" ref-type="fig">3</xref>g. Then output voltage − 2<italic>V</italic><sub>dc</sub> can be synthesized by turning ON the switches <italic>S</italic><sub>1</sub> and <italic>S</italic><sub>3</sub>.</p></list-item><list-item><p id="Par25"><italic>V</italic><sub>out</sub> = − 3<italic>V</italic><sub>dc</sub>: When the switches <italic>S</italic><sub>14</sub> and <italic>S</italic><sub>24</sub> are turned ON, capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub> can be discharged in series with dc source, as shown in Fig. <xref rid="Fig3" ref-type="fig">3</xref>h. The output voltage − 3<italic>V</italic><sub>dc</sub> can be synthesized by turning ON the switches <italic>S</italic><sub>2</sub> and <italic>S</italic><sub>3</sub>.</p></list-item></list></p></sec></sec><sec id="Sec6"><title>Modulation strategy</title><p id="Par26">Various modulation techniques have been applied to multilevel inverters, including space vector modulation, multi-carrier modulation, selective harmonic elimination modulation. In this article, the phase disposition pulse width modulation (PD-PWM) is selected for the proposed topology due to the convenience and low total harmonic distortion (THD).</p><p id="Par27">The modulation principle of a proposed 7-level inverter can be seen in Fig. <xref rid="Fig4" ref-type="fig">4</xref>. There are six triangular carriers <italic>e</italic><sub>1</sub>–<italic>e</italic><sub>6</sub> with equal amplitude <italic>A</italic><sub>c</sub> and frequency <italic>f</italic><sub>c</sub>, and a sinusoidal reference wave with the amplitude <italic>A</italic><sub>ref</sub> and frequency 50 Hz (<italic>f</italic><sub>o</sub>). These triangular carriers are compared with reference waves to engender six pulse signals <italic>u</italic><sub>1</sub>–<italic>u</italic><sub>6</sub>. According to the working states, the logical groupings of switches are shown in Fig. <xref rid="Fig5" ref-type="fig">5</xref>.<fig id="Fig4"><label>Fig. 4</label><caption xml:lang="en"><p>Modulation principle of the proposed inverter</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/43236_2022_508_Fig4_HTML.png" id="MO4"/></fig><fig id="Fig5"><label>Fig. 5</label><caption xml:lang="en"><p>Modulation logic of the 7-level inverter</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/43236_2022_508_Fig5_HTML.png" id="MO5"/></fig></p><p id="Par28">In the PD-PWM strategy, the modulation index is dependent on the amplitude of triangular carriers and sinusoidal wave. Thus, the modulation index <italic>M</italic> varies between 0 and 1, which can be expressed as:<disp-formula id="Equ2"><label>2</label><alternatives><mml:math display="block" id="Equ2_Math"><mml:mrow><mml:mi>M</mml:mi><mml:mo>=</mml:mo><mml:mfrac><mml:msub><mml:mi>A</mml:mi><mml:mtext>ref</mml:mtext></mml:msub><mml:mrow><mml:mn>3</mml:mn><mml:msub><mml:mi>A</mml:mi><mml:mtext>c</mml:mtext></mml:msub></mml:mrow></mml:mfrac><mml:mo>,</mml:mo></mml:mrow></mml:math><tex-math id="Equ2_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$$M = \frac{{A_{{{\text{ref}}}} }}{{3A_{{\text{c}}} }},$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="43236_2022_508_Article_Equ2.gif"/></alternatives></disp-formula>where <italic>A</italic><sub>ref</sub> and <italic>A</italic><sub>c</sub> are the amplitudes of the reference signal and carrier signals. The topology can output different levels with the change of <italic>M</italic> between 0 and 1.</p><p id="Par29">In Fig. <xref rid="Fig4" ref-type="fig">4</xref>, the instants <italic>t</italic><sub><italic>i</italic></sub> (<italic>i</italic> = 1, 2, 3, 4) are the intersection points of sinusoidal reference wave and triangular carriers, which are expressed as:<disp-formula id="Equ3"><label>3</label><alternatives><mml:math display="block" id="Equ3_Math"><mml:mrow><mml:msub><mml:mi>t</mml:mi><mml:mn>1</mml:mn></mml:msub><mml:mo>=</mml:mo><mml:mfrac><mml:mrow><mml:mo>arcsin</mml:mo><mml:mfenced close=")" open="("><mml:mfrac><mml:mn>1</mml:mn><mml:mrow><mml:mn>3</mml:mn><mml:mi>M</mml:mi></mml:mrow></mml:mfrac></mml:mfenced></mml:mrow><mml:mrow><mml:mn>2</mml:mn><mml:mi>π</mml:mi><mml:msub><mml:mi>f</mml:mi><mml:mtext>o</mml:mtext></mml:msub></mml:mrow></mml:mfrac><mml:mo>,</mml:mo></mml:mrow></mml:math><tex-math id="Equ3_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$$t_{1} = \frac{{\arcsin \left( \frac{1}{3M} \right)}}{{2\pi f_{{\text{o}}} }},$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="43236_2022_508_Article_Equ3.gif"/></alternatives></disp-formula><disp-formula id="Equ4"><label>4</label><alternatives><mml:math display="block" id="Equ4_Math"><mml:mrow><mml:msub><mml:mi>t</mml:mi><mml:mn>2</mml:mn></mml:msub><mml:mo>=</mml:mo><mml:mfrac><mml:mrow><mml:mo>arcsin</mml:mo><mml:mfenced close=")" open="("><mml:mfrac><mml:mn>2</mml:mn><mml:mrow><mml:mn>3</mml:mn><mml:mi>M</mml:mi></mml:mrow></mml:mfrac></mml:mfenced></mml:mrow><mml:mrow><mml:mn>2</mml:mn><mml:mi>π</mml:mi><mml:msub><mml:mi>f</mml:mi><mml:mtext>o</mml:mtext></mml:msub></mml:mrow></mml:mfrac><mml:mo>,</mml:mo></mml:mrow></mml:math><tex-math id="Equ4_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$$t_{2} = \frac{{\arcsin \left( \frac{2}{3M} \right)}}{{2\pi f_{{\text{o}}} }},$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="43236_2022_508_Article_Equ4.gif"/></alternatives></disp-formula><disp-formula id="Equ5"><label>5</label><alternatives><mml:math display="block" id="Equ5_Math"><mml:mrow><mml:msub><mml:mi>t</mml:mi><mml:mn>3</mml:mn></mml:msub><mml:mo>=</mml:mo><mml:mfrac><mml:mrow><mml:mi>π</mml:mi><mml:mo>-</mml:mo><mml:mo>arcsin</mml:mo><mml:mfenced close=")" open="("><mml:mfrac><mml:mn>2</mml:mn><mml:mrow><mml:mn>3</mml:mn><mml:mi>M</mml:mi></mml:mrow></mml:mfrac></mml:mfenced></mml:mrow><mml:mrow><mml:mn>2</mml:mn><mml:mi>π</mml:mi><mml:msub><mml:mi>f</mml:mi><mml:mtext>o</mml:mtext></mml:msub></mml:mrow></mml:mfrac><mml:mo>,</mml:mo></mml:mrow></mml:math><tex-math id="Equ5_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$$t_{3} = \frac{{\pi - \arcsin \left( \frac{2}{3M} \right)}}{{2\pi f_{{\text{o}}} }},$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="43236_2022_508_Article_Equ5.gif"/></alternatives></disp-formula><disp-formula id="Equ6"><label>6</label><alternatives><mml:math display="block" id="Equ6_Math"><mml:mrow><mml:msub><mml:mi>t</mml:mi><mml:mn>4</mml:mn></mml:msub><mml:mo>=</mml:mo><mml:mfrac><mml:mrow><mml:mi>π</mml:mi><mml:mo>-</mml:mo><mml:mo>arcsin</mml:mo><mml:mfenced close=")" open="("><mml:mfrac><mml:mn>1</mml:mn><mml:mrow><mml:mn>3</mml:mn><mml:mi>M</mml:mi></mml:mrow></mml:mfrac></mml:mfenced></mml:mrow><mml:mrow><mml:mn>2</mml:mn><mml:mi>π</mml:mi><mml:msub><mml:mi>f</mml:mi><mml:mtext>o</mml:mtext></mml:msub></mml:mrow></mml:mfrac><mml:mo>,</mml:mo></mml:mrow></mml:math><tex-math id="Equ6_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$$t_{4} = \frac{{\pi - \arcsin \left( \frac{1}{3M} \right)}}{{2\pi f_{{\text{o}}} }},$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="43236_2022_508_Article_Equ6.gif"/></alternatives></disp-formula>where <italic>f</italic><sub>o</sub> is the frequency of output voltage. When <italic>M</italic> is set to 0.9, the proposed inverter can obtain a seven-level voltage and achieve triple voltage gain.</p></sec><sec id="Sec7"><title>Analyses of capacitance</title><p id="Par30">The proposed multilevel inverter has a self-voltage balancing ability without any auxiliary circuits. The capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub> are charged to <italic>V</italic><sub>dc</sub> in parallel with dc source in each cycle, which is can be seen in Table <xref rid="Tab2" ref-type="table">2</xref> and Fig. <xref rid="Fig3" ref-type="fig">3</xref>.</p><p id="Par31">The capacitance in the multilevel inverter is important to achieve multilevel output and voltage gain. Additionally, the voltage ripple of capacitors should be maintained within an acceptable range to enhance the quality of output voltage. The quality of output voltage is affected by capacitor voltage ripple, and the maximum continuous discharge has a bearing on the voltage ripple. Therefore, the capacitor voltage ripple is diminished efficaciously by choosing the appropriate capacitance.</p><p id="Par32">Based on the operating principle and modulation strategy, it can be observed that capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub> have the same operating states. Both capacitors can be discharged at ± 3<italic>V</italic><sub>dc</sub> and ± 2<italic>V</italic><sub>dc</sub> levels, and be charged at ± <italic>V</italic><sub>dc</sub> and 0 levels. Therefore, the maximum discharging interval of capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub> is [<italic>t</italic><sub>1</sub>–<italic>t</italic><sub>4</sub>].</p><p id="Par33">The capacitor voltage ripple is mainly affected by the maximum discharging amount. The output voltage and load current of the topology have the same phase under resistive load, the maximum value of load current is the middle of the integration period, and the discharge capacity of the capacitor is the largest. The output voltage and current have different phases under inductive load, the peak value of the load current is not the middle of the integration period, which reduces the discharge capacity of the capacitor. Therefore, the capacitance value calculated by the pure resistive load condition is applicable to inductive load. As can be seen from Fig. <xref rid="Fig4" ref-type="fig">4</xref>, the maximum continuous discharging amount Δ<italic>Q</italic><sub>C</sub> of <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub> within [<italic>t</italic><sub>1</sub>–<italic>t</italic><sub>4</sub>] can be calculated as:<disp-formula id="Equ7"><label>7</label><alternatives><mml:math display="block" id="Equ7_Math"><mml:mrow><mml:mi mathvariant="normal">Δ</mml:mi><mml:msub><mml:mi>Q</mml:mi><mml:mtext>C</mml:mtext></mml:msub><mml:mo>=</mml:mo><mml:msubsup><mml:mo>∫</mml:mo><mml:mrow><mml:msub><mml:mi>t</mml:mi><mml:mn>1</mml:mn></mml:msub></mml:mrow><mml:msub><mml:mi>t</mml:mi><mml:mn>4</mml:mn></mml:msub></mml:msubsup><mml:mfrac><mml:msub><mml:mrow/><mml:msub><mml:mi>V</mml:mi><mml:mtext>o</mml:mtext></mml:msub></mml:msub><mml:mi>R</mml:mi></mml:mfrac><mml:mo>sin</mml:mo><mml:mrow><mml:mo stretchy="false">(</mml:mo><mml:mn>2</mml:mn><mml:mi>π</mml:mi><mml:msub><mml:mi>f</mml:mi><mml:mtext>o</mml:mtext></mml:msub><mml:mi>t</mml:mi><mml:mo stretchy="false">)</mml:mo></mml:mrow><mml:mtext>d</mml:mtext><mml:mi>t</mml:mi><mml:mo>,</mml:mo></mml:mrow></mml:math><tex-math id="Equ7_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$$\Delta Q_{{\text{C}}} = \int_{{t_{1} }}^{{t_{4} }} {\frac{{_{{\mathop V\nolimits_{{\text{o}}} }} }}{R}} \sin (2\pi f_{{\text{o}}} t){\text{d}}t,$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="43236_2022_508_Article_Equ7.gif"/></alternatives></disp-formula>where <italic>V</italic><sub>o</sub> is the output voltage, <italic>R</italic> is the load resistance and <italic>f</italic><sub>o</sub> is the frequency of output voltage.</p><p id="Par34">As shown in Fig. <xref rid="Fig4" ref-type="fig">4</xref> the output voltage <italic>V</italic><sub>o</sub> is 2<italic>V</italic><sub>dc</sub> at intervals [<italic>t</italic><sub>1</sub>, <italic>t</italic><sub>2</sub>] and [<italic>t</italic><sub>3</sub>, <italic>t</italic><sub>4</sub>], and the output voltage <italic>V</italic><sub>o</sub> is 3<italic>V</italic><sub>dc</sub> at interval [<italic>t</italic><sub>2</sub>, <italic>t</italic><sub>3</sub>]. Therefore, a further calculation can be given as:<disp-formula id="Equ8"><label>8</label><alternatives><mml:math display="block" id="Equ8_Math"><mml:mrow><mml:mi mathvariant="normal">Δ</mml:mi><mml:msub><mml:mi>Q</mml:mi><mml:mtext>C</mml:mtext></mml:msub><mml:mo>=</mml:mo><mml:mfrac><mml:mrow><mml:msub><mml:mi>V</mml:mi><mml:mtext>dc</mml:mtext></mml:msub><mml:mrow><mml:mo stretchy="false">(</mml:mo><mml:mn>2</mml:mn><mml:mo>cos</mml:mo><mml:mn>2</mml:mn><mml:mi>π</mml:mi><mml:msub><mml:mi>f</mml:mi><mml:mtext>o</mml:mtext></mml:msub><mml:msub><mml:mi>t</mml:mi><mml:mn>1</mml:mn></mml:msub><mml:mo>+</mml:mo><mml:mo>cos</mml:mo><mml:mn>2</mml:mn><mml:mi>π</mml:mi><mml:msub><mml:mi>f</mml:mi><mml:mtext>o</mml:mtext></mml:msub><mml:msub><mml:mi>t</mml:mi><mml:mn>2</mml:mn></mml:msub><mml:mo>-</mml:mo><mml:mo>cos</mml:mo><mml:mn>2</mml:mn><mml:mi>π</mml:mi><mml:msub><mml:mi>f</mml:mi><mml:mtext>o</mml:mtext></mml:msub><mml:msub><mml:mi>t</mml:mi><mml:mn>3</mml:mn></mml:msub><mml:mo>-</mml:mo><mml:mn>2</mml:mn><mml:mo>cos</mml:mo><mml:mn>2</mml:mn><mml:mi>π</mml:mi><mml:msub><mml:mi>f</mml:mi><mml:mtext>o</mml:mtext></mml:msub><mml:msub><mml:mi>t</mml:mi><mml:mn>4</mml:mn></mml:msub><mml:mo stretchy="false">)</mml:mo></mml:mrow></mml:mrow><mml:mrow><mml:mn>2</mml:mn><mml:mi>π</mml:mi><mml:msub><mml:mi>f</mml:mi><mml:mtext>o</mml:mtext></mml:msub><mml:mi>R</mml:mi></mml:mrow></mml:mfrac><mml:mo>.</mml:mo></mml:mrow></mml:math><tex-math id="Equ8_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$$\Delta Q_{{\text{C}}} = \frac{{V_{{{\text{dc}}}} (2\cos 2\pi f_{{\text{o}}} t_{1} + \cos 2\pi f_{{\text{o}}} t_{2} - \cos 2\pi f_{{\text{o}}} t_{3} - 2\cos 2\pi f_{{\text{o}}} t_{4} )}}{{2\pi f_{{\text{o}}} R}}.$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="43236_2022_508_Article_Equ8.gif"/></alternatives></disp-formula></p><p id="Par35">When <italic>k</italic>% is presumed the constant that describes the maximum acceptable voltage ripple, capacitances of <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub> can be determined as:<disp-formula id="Equ9"><label>9</label><alternatives><mml:math display="block" id="Equ9_Math"><mml:mrow><mml:msub><mml:mi>C</mml:mi><mml:mn>1</mml:mn></mml:msub><mml:mo>=</mml:mo><mml:msub><mml:mi>C</mml:mi><mml:mn>2</mml:mn></mml:msub><mml:mo>≥</mml:mo><mml:mfrac><mml:mrow><mml:mi mathvariant="normal">Δ</mml:mi><mml:msub><mml:mi>Q</mml:mi><mml:mtext>C</mml:mtext></mml:msub></mml:mrow><mml:mrow><mml:mi>k</mml:mi><mml:mo>%</mml:mo><mml:mo>·</mml:mo><mml:msub><mml:mi>V</mml:mi><mml:mtext>dc</mml:mtext></mml:msub></mml:mrow></mml:mfrac><mml:mo>.</mml:mo></mml:mrow></mml:math><tex-math id="Equ9_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$$C_{1} = C_{2} \ge \frac{{\Delta Q_{{\text{C}}} }}{{k\% \cdot V_{{{\text{dc}}}} }}.$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="43236_2022_508_Article_Equ9.gif"/></alternatives></disp-formula></p><p id="Par36">The size of the capacitor is usually set according to the principle that the capacitor voltage ripple is not more than 10% of the rated voltage of the capacitor, then the capacitance is calculated by:<disp-formula id="Equ10"><label>10</label><alternatives><mml:math display="block" id="Equ10_Math"><mml:mrow><mml:msub><mml:mi>C</mml:mi><mml:mn>1</mml:mn></mml:msub><mml:mo>=</mml:mo><mml:msub><mml:mi>C</mml:mi><mml:mn>2</mml:mn></mml:msub><mml:mo>≥</mml:mo><mml:mfrac><mml:mrow><mml:mi mathvariant="normal">Δ</mml:mi><mml:msub><mml:mi>Q</mml:mi><mml:mtext>C</mml:mtext></mml:msub></mml:mrow><mml:mrow><mml:mn>0.1</mml:mn><mml:mo>·</mml:mo><mml:msub><mml:mi>V</mml:mi><mml:mtext>dc</mml:mtext></mml:msub></mml:mrow></mml:mfrac><mml:mo>,</mml:mo></mml:mrow></mml:math><tex-math id="Equ10_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$$C_{1} = C_{2} \ge \frac{{\Delta Q_{{\text{C}}} }}{{0.1 \cdot V_{{{\text{dc}}}} }},$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="43236_2022_508_Article_Equ10.gif"/></alternatives></disp-formula>where <italic>V</italic><sub>dc</sub> is the voltage of capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub>.</p></sec><sec id="Sec8"><title>Comparison</title><p id="Par37">To validate the merits of the proposed topology, this study compares and analyzes a total number of components, MVS and TSV in combination with the characteristics of the traditional multilevel inverters [<xref ref-type="bibr" rid="CR5">5</xref>, <xref ref-type="bibr" rid="CR8">8</xref>], the expandable SCMLIs [<xref ref-type="bibr" rid="CR11">11</xref>, <xref ref-type="bibr" rid="CR16">16</xref>, <xref ref-type="bibr" rid="CR18">18</xref>] and the new switched-capacitor inverters [<xref ref-type="bibr" rid="CR20">20</xref>, <xref ref-type="bibr" rid="CR22">22</xref>, <xref ref-type="bibr" rid="CR25">25</xref>]. For the convenience of comparison, Table <xref rid="Tab3" ref-type="table">3</xref> gives the specific values of the number of devices in various comparison topologies, the maximum voltage stress MVS and the total standing voltage TSV of switches.<table-wrap id="Tab3"><label>Table 3</label><caption xml:lang="en"><p>Comparison of the proposed inverter and other structures (2<italic>n</italic> + 1 levels)</p></caption><table frame="hsides" rules="groups"><thead><tr><th align="left"><p>Iterms</p></th><th align="left"><p>[<xref ref-type="bibr" rid="CR5">5</xref>]</p></th><th align="left"><p>[<xref ref-type="bibr" rid="CR8">8</xref>]</p></th><th align="left"><p>[<xref ref-type="bibr" rid="CR11">11</xref>]</p></th><th align="left"><p>[<xref ref-type="bibr" rid="CR16">16</xref>]</p></th><th align="left"><p>[<xref ref-type="bibr" rid="CR18">18</xref>]</p></th><th align="left"><p>[<xref ref-type="bibr" rid="CR20">20</xref>]</p></th><th align="left"><p>[<xref ref-type="bibr" rid="CR22">22</xref>]</p></th><th align="left"><p>[<xref ref-type="bibr" rid="CR25">25</xref>]</p></th><th align="left"><p>Proposed</p></th></tr></thead><tbody><tr><td align="left"><p>Levels</p></td><td align="left"><p>2<italic>n</italic> + 1</p></td><td align="left"><p>2<italic>n</italic> + 1</p></td><td align="left"><p>2<italic>n</italic> + 1</p></td><td align="left"><p>2<italic>n</italic> + 1</p></td><td align="left"><p>2<italic>n</italic> + 1</p></td><td align="left"><p>2<italic>n</italic> + 1</p></td><td align="left"><p>2<italic>n</italic> + 1</p></td><td align="left"><p>2<italic>n</italic> + 1</p></td><td align="left"><p>2<italic>n</italic> + 1</p></td></tr><tr><td align="left"><p>Voltage gain</p></td><td align="left"><p>1</p></td><td align="left"><p><italic>n</italic></p></td><td align="left"><p>1.5</p></td><td align="left"><p><italic>n</italic></p></td><td align="left"><p><italic>n</italic></p></td><td align="left"><p>2</p></td><td align="left"><p><italic>n</italic></p></td><td align="left"><p><italic>n</italic></p></td><td align="left"><p><italic>n</italic></p></td></tr><tr><td align="left"><p>DC source</p></td><td align="left"><p><italic>V</italic><sub>dc</sub></p></td><td align="left"><p><italic>n</italic>(<italic>V</italic><sub>dc</sub>, 2<italic>V</italic><sub>dc</sub>)/3</p></td><td align="left"><p><italic>nV</italic><sub>dc</sub>/3</p></td><td align="left"><p><italic>V</italic><sub>dc</sub></p></td><td align="left"><p><italic>V</italic><sub>dc</sub></p></td><td align="left"><p><italic>nV</italic><sub>dc</sub>/4</p></td><td align="left"><p><italic>nV</italic><sub>dc</sub>/2</p></td><td align="left"><p><italic>V</italic><sub>dc</sub></p></td><td align="left"><p><italic>V</italic><sub>dc</sub></p></td></tr><tr><td align="left"><p>Capacitors</p></td><td align="left"><p>2<italic>n</italic></p></td><td align="left"><p>No</p></td><td align="left"><p>2<italic>n</italic>/3</p></td><td align="left"><p><italic>n</italic> − 1</p></td><td align="left"><p><italic>n</italic> − 1</p></td><td align="left"><p><italic>n</italic>/2</p></td><td align="left"><p><italic>n</italic>/2</p></td><td align="left"><p><italic>n</italic></p></td><td align="left"><p><italic>n</italic> − 1</p></td></tr><tr><td align="left"><p>Switches</p></td><td align="left"><p>4<italic>n</italic></p></td><td align="left"><p>3<italic>n</italic></p></td><td align="left"><p>10<italic>n</italic>/3</p></td><td align="left"><p>2<italic>n</italic> + 2</p></td><td align="left"><p><italic>n</italic> + 4</p></td><td align="left"><p>3<italic>n</italic></p></td><td align="left"><p>2<italic>n</italic> + 2</p></td><td align="left"><p>5<italic>n</italic></p></td><td align="left"><p>5<italic>n</italic> − 1</p></td></tr><tr><td align="left"><p>Diode</p></td><td align="left"><p>4<italic>n</italic><sup>2</sup> − 2<italic>n</italic></p></td><td align="left"><p>No</p></td><td align="left"><p>No</p></td><td align="left"><p><italic>n</italic> − 1</p></td><td align="left"><p>2<italic>n</italic> − 2</p></td><td align="left"><p>No</p></td><td align="left"><p><italic>n</italic>/2</p></td><td align="left"><p>No</p></td><td align="left"><p>No</p></td></tr><tr><td align="left"><p>H-bridge</p></td><td align="left"><p>No</p></td><td align="left"><p>No</p></td><td align="left"><p>No</p></td><td align="left"><p>Yes</p></td><td align="left"><p>Yes</p></td><td align="left"><p>No</p></td><td align="left"><p>No</p></td><td align="left"><p>No</p></td><td align="left"><p>No</p></td></tr><tr><td align="left"><p>MVS</p></td><td align="left"><p><italic>V</italic><sub>dc</sub>/2</p></td><td align="left"><p>3<italic>V</italic><sub>dc</sub></p></td><td align="left"><p><italic>V</italic><sub>dc</sub></p></td><td align="left"><p><italic>nV</italic><sub>dc</sub></p></td><td align="left"><p><italic>nV</italic><sub>dc</sub></p></td><td align="left"><p><italic>V</italic><sub>dc</sub></p></td><td align="left"><p>4<italic>V</italic><sub>dc</sub></p></td><td align="left"><p>2<italic>V</italic><sub>dc</sub></p></td><td align="left"><p>2<italic>V</italic><sub>dc</sub></p></td></tr><tr><td align="left"><p>TSV</p></td><td align="left"><p>(2<italic>n</italic><sup>2</sup> + <italic>n</italic>)<italic>V</italic><sub>dc</sub></p></td><td align="left"><p>6<italic>nV</italic><sub>dc</sub></p></td><td align="left"><p>10<italic>nV</italic><sub>dc</sub>/3</p></td><td align="left"><p>(8<italic>n</italic> − 4)<italic>V</italic><sub>dc</sub></p></td><td align="left"><p>(<italic>n</italic><sup>2</sup> + 9<italic>n</italic>)<italic>V</italic><sub>dc</sub>/2</p></td><td align="left"><p>11<italic>nV</italic><sub>dc</sub>/4</p></td><td align="left"><p>(6<italic>n</italic> − 4)<italic>V</italic><sub>dc</sub></p></td><td align="left"><p>(7<italic>n</italic> − 2)<italic>V</italic><sub>dc</sub></p></td><td align="left"><p>(7<italic>n</italic> − 3)<italic>V</italic><sub>dc</sub></p></td></tr></tbody></table></table-wrap></p><p id="Par38">For the convenience of comparison, the output levels of all inverters are set to 2<italic>n</italic> + 1. The input voltage is uniformly <italic>V</italic><sub>dc</sub> if only a single dc source is employed. The following is the detailed analysis of the topology in the existing literatures and the topology proposed in this study.</p><sec id="Sec9"><title>The total components</title><p id="Par39">Figure <xref rid="Fig6" ref-type="fig">6</xref> gives the comparison of the total components including switches, diodes and dc sources. for some existing inverters and the proposed inverter. It is not hard to see that the number of total components of the proposed inverter is less than the MLIs proposed in [<xref ref-type="bibr" rid="CR5">5</xref>, <xref ref-type="bibr" rid="CR25">25</xref>]. The inverters in [<xref ref-type="bibr" rid="CR8">8</xref>, <xref ref-type="bibr" rid="CR11">11</xref>, <xref ref-type="bibr" rid="CR20">20</xref>, <xref ref-type="bibr" rid="CR22">22</xref>] utilize multiple dc sources to obtain more output levels, which leads to an increase in cost and limits the application scenarios. The topologies proposed in [<xref ref-type="bibr" rid="CR16">16</xref>, <xref ref-type="bibr" rid="CR18">18</xref>] employ H-bridge to alter the polarity of output voltage, while voltage stress on switches will increase with the growth of output levels. Comparing with the number of total devices of the SCMLIs, the proposed inverter only uses a dc source to achieve boosting factor of 3 and also reduces the voltage stress on switches which can be kept constant in the extended structure.<fig id="Fig6"><label>Fig. 6</label><caption xml:lang="en"><p>Comparison of total components</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/43236_2022_508_Fig6_HTML.png" id="MO6"/></fig></p></sec><sec id="Sec10"><title>MVS</title><p id="Par40">On the basis of the above study of the proposed working principle, the MVS of switches <italic>S</italic><sub>n3</sub> and <italic>S</italic><sub>n4</sub> are 2<italic>V</italic><sub>dc</sub>, and the MVS of other switches are <italic>V</italic><sub>dc</sub>. Figure <xref rid="Fig7" ref-type="fig">7</xref> shows the comparison results of MVS values between the existing inverters and the proposed inverter. As the growth of output levels, the voltage stress on power switches is still kept within 2<italic>V</italic><sub>dc</sub>, which is a significant advantage of the proposed switched-capacitor topology.<fig id="Fig7"><label>Fig. 7</label><caption xml:lang="en"><p>Comparison of MVS</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/43236_2022_508_Fig7_HTML.png" id="MO7"/></fig></p><p id="Par41">Although the inverters proposed in [<xref ref-type="bibr" rid="CR16">16</xref>, <xref ref-type="bibr" rid="CR18">18</xref>] utilize less devices, the MVS on power devices will raise with the growth of levels, which leads to the MVS of switches being the amplitude of output voltage. With the increase in output levels, the MVS in other topologies can be kept constant. For the extended topology, the topology proposed in [<xref ref-type="bibr" rid="CR5">5</xref>] has lower values of MVS, but numerous clamping diodes are employed to achieve multilevel output, which needs a complex control strategy to achieve self-voltage balance. The MVS of the inverters proposed in [<xref ref-type="bibr" rid="CR11">11</xref>, <xref ref-type="bibr" rid="CR20">20</xref>] can be kept within <italic>V</italic><sub>dc</sub> in the extended structure, but the voltage gain of the inverter proposed in [<xref ref-type="bibr" rid="CR11">11</xref>] is 1.5, and the inverter proposed in [<xref ref-type="bibr" rid="CR20">20</xref>] has a voltage gain of 2.</p><p id="Par42">The proposed 7-level topology can obtain triple voltage gain, and the MSV of all power switches can be kept within 2<italic>V</italic><sub>dc</sub>, which can efficaciously reduce the total standing voltage. Although MVS of the inverters proposed in [<xref ref-type="bibr" rid="CR8">8</xref>, <xref ref-type="bibr" rid="CR22">22</xref>] can be kept constant with the growth of voltage levels, multiple dc sources are employed to raise output levels and the MVS on switches is higher than the proposed topology. Moreover, the topology proposed in [<xref ref-type="bibr" rid="CR25">25</xref>] uses more devices to obtain constant voltage stress. Therefore, the proposed inverter has great potential in the fields of medium and high voltage.</p></sec><sec id="Sec11"><title>TSV</title><p id="Par43">Figure <xref rid="Fig8" ref-type="fig">8</xref> shows a comparison of the TSV values between the previous literatures and the topology proposed in this study. According to the chart, the TSV of several topologies increases with the growth of output levels. The TSV of the proposed inverter is greatly decreased in contrast to other inverters, which can effectively reduce the switching losses during the operation of the inverter and increase the service life of the power switches.<fig id="Fig8"><label>Fig. 8</label><caption xml:lang="en"><p>Comparison of TSV</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/43236_2022_508_Fig8_HTML.png" id="MO8"/></fig></p><p id="Par44">It can be seen from the above comparisons that the inverters proposed in [<xref ref-type="bibr" rid="CR11">11</xref>, <xref ref-type="bibr" rid="CR20">20</xref>] have lower values of TSV, which is beneficial to improve the efficiency of inverters. However, the voltage gain cannot be raised with the increase in output levels, and the application scenarios will be limited. The inverters proposed in [<xref ref-type="bibr" rid="CR8">8</xref>, <xref ref-type="bibr" rid="CR22">22</xref>] also have lower values of TSV, and the boosting factor can be raised in extended topology. However, multiple dc sources are utilized to raise output levels, which leads to an increase in cost and limits the application scenarios. The TSV of the inverters proposed in [<xref ref-type="bibr" rid="CR16">16</xref>, <xref ref-type="bibr" rid="CR18">18</xref>] is higher due to the use of an H-bridge, which results in the peak value of the output voltage on switches. And the inverter in [<xref ref-type="bibr" rid="CR25">25</xref>] has higher TSV because more switches and capacitors are employed.</p><p id="Par45">Compared with the above-mentioned inverters, the proposed topology has a higher boosting factor. Although the proposed inverter uses lots of switches, it does not involve other components. In addition, the MVS on switches of the proposed inverter is kept constant with a single dc source, since the topology is applicable to medium and high voltage systems. Therefore, although the proposed topology uses many switches, it still has advantages in improving the boosting factor and reducing the stress on switches compared to previous MLIs.</p></sec></sec><sec id="Sec12"><title>Simulation and experiment analysis</title><sec id="Sec13"><title>Simulation results</title><p id="Par46">According to the above analysis, the feasibility of the proposed inverter has been checked with different conditions. The simulation model of the proposed topology is carried out in MATLAB/Simulink environment. Simulation components have been given in Table <xref rid="Tab4" ref-type="table">4</xref>. According to Eq. (<xref rid="Equ10" ref-type="disp-formula">10</xref>) and simulation parameters, the capacitance value should be greater than 1758 μF, so the capacitor is chosen to be 2200 μF to assure that capacitor voltage ripple can be within the required range.<table-wrap id="Tab4"><label>Table 4</label><caption xml:lang="en"><p>Simulation components</p></caption><table frame="hsides" rules="groups"><thead><tr><th align="left"><p>Components</p></th><th align="left"><p>Values</p></th></tr></thead><tbody><tr><td align="left"><p>DC source</p></td><td align="left"><p>30 V</p></td></tr><tr><td align="left"><p>Capacitances, <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub></p></td><td align="left"><p>2200µF</p></td></tr><tr><td align="left"><p>Triangle carriers frequency</p></td><td align="left"><p>2 kHz</p></td></tr><tr><td align="left"><p>Output frequency</p></td><td align="left"><p>50 Hz</p></td></tr><tr><td align="left"><p>Modulation index</p></td><td align="left"><p>0.9</p></td></tr><tr><td align="left"><p>Loads</p></td><td align="left"><p>50 Ω &amp; 50 Ω–15 mH</p></td></tr></tbody></table></table-wrap></p><p id="Par47">Figure <xref rid="Fig9" ref-type="fig">9</xref> gives the simulation results, and the waveform diagram of output voltage and load current under pure resistive load are presented in Fig. <xref rid="Fig9" ref-type="fig">9</xref>a. It is not hard to see that the proposed topology can generate seven-level voltage and achieve a triple voltage gain. When the resistive-inductive load is used, Fig. <xref rid="Fig9" ref-type="fig">9</xref>b gives the waveform diagram of output voltage and load current. As shown in Fig. <xref rid="Fig9" ref-type="fig">9</xref>b, the load current is a sinusoidal wave. It is obvious that the inverter can carry both inductive and pure resistive loads.<fig id="Fig9"><label>Fig. 9</label><caption xml:lang="en"><p>Simulation results: <bold>a</bold> output voltage and current under pure resistive load; <bold>b</bold> output voltage and current under resistive–inductive load; <bold>c</bold> voltage of capacitors</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/43236_2022_508_Fig9_HTML.png" id="MO9"/></fig></p><p id="Par48">The voltage ripple of capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub> is given in Fig. <xref rid="Fig9" ref-type="fig">9</xref>c. The capacitor voltages can be self-balanced with low voltage ripple. And the fluctuation range is between 27 and 30 V, which satisfies the design requirements of the capacitor voltage ripple range. Figure <xref rid="Fig10" ref-type="fig">10</xref> presents the Fast Fourier Transform of the proposed topology when the modulation index is 0.9.<fig id="Fig10"><label>Fig. 10</label><caption xml:lang="en"><p>THD of the output voltage</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/43236_2022_508_Fig10_HTML.png" id="MO10"/></fig></p><p id="Par49">The THD of the inverter is 19.86%, and 40th harmonic component is higher than the others since the carrier frequency is 2 kHz. The low THD can also simplify the design of the filter.</p></sec><sec id="Sec14"><title>Experimental results</title><p id="Par50">To validate the feasibleness of topology, this study evaluates the proposed inverter through a small experimental prototype. Table <xref rid="Tab5" ref-type="table">5</xref> shows the basic components required in the experiment.<table-wrap id="Tab5"><label>Table 5</label><caption xml:lang="en"><p>Experimental components</p></caption><table frame="hsides" rules="groups"><thead><tr><th align="left"><p>Components</p></th><th align="left"><p>Values</p></th></tr></thead><tbody><tr><td align="left"><p>Optocoupler-driver</p></td><td align="left"><p>TLP250</p></td></tr><tr><td align="left"><p>Switches (MOSFET)</p></td><td align="left"><p>SPP20N60C3</p></td></tr><tr><td align="left"><p>Current probe</p></td><td align="left"><p>Tektronix A622</p></td></tr><tr><td align="left"><p>Input DC voltage</p></td><td align="left"><p>30 V</p></td></tr><tr><td align="left"><p>Capacitances, <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub></p></td><td align="left"><p>2200µF</p></td></tr><tr><td align="left"><p>Output frequency</p></td><td align="left"><p>50 Hz</p></td></tr><tr><td align="left"><p>Modulation indexes</p></td><td align="left"><p>0.9, 0.6, 0.3</p></td></tr><tr><td align="left"><p>Loads</p></td><td align="left"><p>50 Ω &amp; 50 Ω–15 mH</p></td></tr></tbody></table></table-wrap></p><p id="Par51">The inverter is experimentally verified under different load conditions, and then the experimental results are analyzed. An experimental prototype of a 7-level inverter has been implemented to validate its effectiveness, as shown in Fig. <xref rid="Fig11" ref-type="fig">11</xref>a. Figure <xref rid="Fig11" ref-type="fig">11</xref>b presents a waveform diagram of output voltage and current. It’s obvious that the topology can obtain a seven-level output waveform when a load is purely resistive, the amplitude of output voltage can reach 90 V. Load current is also a seven-level waveform and the maximum load current is about 1.8 A, which is consistent with the theory.<fig id="Fig11"><label>Fig. 11</label><caption xml:lang="en"><p>Experimental results: <bold>a</bold> experimental prototype; <bold>b</bold> output voltage and current under pure resistive load; <bold>c</bold> output voltage and current under resistive–inductive load; <bold>d</bold> voltage of capacitors; <bold>e</bold> current of capacitors; <bold>f</bold>, <bold>g</bold> output voltage and current under different output frequency; <bold>h</bold>, <bold>i</bold> output voltage and current under different modulation indexes</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/43236_2022_508_Fig11_HTML.png" id="MO11"/></fig></p><p id="Par52">Figure <xref rid="Fig11" ref-type="fig">11</xref>c gives the output voltage and load current under resistive-inductive load. It’s obvious that the inverter can output a seven-level staircase wave. The levels are ± 90 V, ± 60 V, ± 30 V and 0, respectively. The load current is a sinusoidal wave which works stably. Figure <xref rid="Fig11" ref-type="fig">11</xref>d shows the voltages of capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub>, which fluctuate around 29 V. It is not hard to see that capacitor voltages can achieve self-balancing, and voltage ripple is kept within 3 V, which is in good argument to the above analysis. Figure <xref rid="Fig11" ref-type="fig">11</xref>e gives the currents of capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub>, which behave similarly and change periodically. A peak current will appear when the capacitor is charged. It can be seen from Fig. <xref rid="Fig11" ref-type="fig">11</xref>e that currents amplitude of capacitors <italic>C</italic><sub>1</sub> and <italic>C</italic><sub>2</sub> are similar in magnitude, which is within 10 A. The above are graphs of the steady-state experiment. All in all, when the inverter starts to work, the output voltage and load current can be kept stable, meanwhile the steady-state performance is also very good.</p><p id="Par53">Figure <xref rid="Fig11" ref-type="fig">11</xref>f, g present the output voltage and current under variable output frequency. For the experimental waveforms whose output frequency varies between 50 and 200 Hz, the proposed inverter responds immediately, and the waveform after the change is stable, which satisfies the normal working conditions of the inverter.</p><p id="Par54">Figure <xref rid="Fig11" ref-type="fig">11</xref>h, i show waveform diagrams of output voltage and current with variable modulation indexes. The proposed inverter has a quick response and works normally. Therefore, the proposed inverter has a good dynamic performance. When the frequency and modulation degree of the inverter change greatly, the inverter can still respond quickly and work normally.</p></sec></sec><sec id="Sec15" sec-type="conclusions"><title>Conclusion</title><p id="Par55">This article proposes a modular switched-capacitor inverter which employs a single dc source. The inverter can generate seven-level and obtain triple voltage gain. Moreover, the maximum voltage stress on switches can be kept within 2<italic>V</italic><sub>dc</sub> due to the elimination of H-bridge. The capacitors can be charged to <italic>V</italic><sub>dc</sub> in each cycle since voltage-self-balance ability is conducive to simplify the control strategy. Furthermore, the proposed inverter can be flexibly extended to achieve more levels and a higher boosting factor by adding switched-capacitor units. When the boosting factor is <italic>n</italic>, the output levels are 2<italic>n</italic> + 1 and the MVS of switches is still 2<italic>V</italic><sub>dc</sub>. Simulations and an experimental prototype have been carried out to examine the practicability of the inverter. The results signify that the topology works well with variable situations.</p></sec></body><back><ack><title>Acknowledgements</title><p>This work was supported in part by the National Natural Science Foundation of China under Grant 51507155, in part by the Youth Key Teacher Project of Henan Universities under Grant 2019GGJS011, and in part by the Key R&amp;D and Promotion Special Project of Henan Province under Grant 222102520001.</p></ack><ref-list id="Bib1"><title>References</title><ref-list><ref id="CR1"><label>1.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Malinowski</surname><given-names>M</given-names></name><name><surname>Gopakumar</surname><given-names>K</given-names></name><name><surname>Rodriguez</surname><given-names>J</given-names></name><name><surname>Pérez</surname><given-names>MA</given-names></name></person-group><article-title xml:lang="en">A survey on cascaded multilevel inverters</article-title><source>IEEE Trans. Ind. Electron.</source><year>2010</year><volume>57</volume><issue>7</issue><fpage>2197</fpage><lpage>2206</lpage><pub-id pub-id-type="doi">10.1109/TIE.2009.2030767</pub-id></mixed-citation></ref><ref id="CR2"><label>2.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Chen</surname><given-names>M</given-names></name><name><surname>Yang</surname><given-names>Y</given-names></name><name><surname>Loh</surname><given-names>PC</given-names></name><name><surname>Blaabjerg</surname><given-names>F</given-names></name></person-group><article-title xml:lang="en">A single-source nine-level boost inverter with a low switch count</article-title><source>IEEE Trans. Ind. Electron.</source><year>2022</year><volume>69</volume><issue>3</issue><fpage>2644</fpage><lpage>2658</lpage><pub-id pub-id-type="doi">10.1109/TIE.2021.3065609</pub-id></mixed-citation></ref><ref id="CR3"><label>3.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Peddapati</surname><given-names>S</given-names></name><name><surname>Prasadarao</surname><given-names>KVS</given-names></name></person-group><article-title xml:lang="en">A new fault-tolerant multilevel inverter structure with reduced device count and low total standing voltage</article-title><source>IEEE Trans. Power Electron.</source><year>2022</year><volume>37</volume><issue>7</issue><fpage>8333</fpage><lpage>8344</lpage><pub-id pub-id-type="doi">10.1109/TPEL.2022.3149531</pub-id></mixed-citation></ref><ref id="CR4"><label>4.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Haruna</surname><given-names>J</given-names></name><name><surname>Matano</surname><given-names>Y</given-names></name><name><surname>Funato</surname><given-names>H</given-names></name></person-group><article-title xml:lang="en">Efficiency improvement for diode-clamped linear amplifier using unequally divided voltage power supply</article-title><source>IEEE Trans. Ind. Appl.</source><year>2021</year><volume>57</volume><issue>3</issue><fpage>2666</fpage><lpage>2672</lpage><pub-id pub-id-type="doi">10.1109/TIA.2021.3065188</pub-id></mixed-citation></ref><ref id="CR5"><label>5.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Yuan</surname><given-names>X</given-names></name><name><surname>Barbi</surname><given-names>I</given-names></name></person-group><article-title xml:lang="en">Fundamentals of a new diode clamping multilevel inverter</article-title><source>IEEE Trans. Power Electron.</source><year>2000</year><volume>15</volume><issue>4</issue><fpage>711</fpage><lpage>718</lpage><pub-id pub-id-type="doi">10.1109/63.849041</pub-id></mixed-citation></ref><ref id="CR6"><label>6.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Song</surname><given-names>L</given-names></name><name><surname>Duan</surname><given-names>S</given-names></name><name><surname>Wang</surname><given-names>T</given-names></name><name><surname>Liu</surname><given-names>X</given-names></name></person-group><article-title xml:lang="en">A simplified flying capacitor voltage control strategy for hybrid clamped three-level boost converter in photovoltaic system</article-title><source>IEEE Trans. Ind. Electron.</source><year>2022</year><volume>69</volume><issue>8</issue><fpage>8004</fpage><lpage>8014</lpage><pub-id pub-id-type="doi">10.1109/TIE.2021.3104607</pub-id></mixed-citation></ref><ref id="CR7"><label>7.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Wang</surname><given-names>C</given-names></name><name><surname>Lu</surname><given-names>Y</given-names></name><name><surname>Huang</surname><given-names>M</given-names></name><name><surname>Martins</surname><given-names>RP</given-names></name></person-group><article-title xml:lang="en">A two-phase three-level buck converter with cross-connected flying capacitors for inductor current balancing</article-title><source>IEEE Trans. Power Electron.</source><year>2021</year><volume>36</volume><issue>12</issue><fpage>13855</fpage><lpage>13866</lpage><pub-id pub-id-type="doi">10.1109/TPEL.2021.3084218</pub-id></mixed-citation></ref><ref id="CR8"><label>8.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Babaei</surname><given-names>E</given-names></name><name><surname>Laali</surname><given-names>S</given-names></name><name><surname>Alilu</surname><given-names>S</given-names></name></person-group><article-title xml:lang="en">Cascaded multilevel inverter with series connection of novel H-bridge basic units</article-title><source>IEEE Trans. Ind. Electron.</source><year>2014</year><volume>61</volume><issue>12</issue><fpage>6664</fpage><lpage>6671</lpage><pub-id pub-id-type="doi">10.1109/TIE.2014.2316264</pub-id></mixed-citation></ref><ref id="CR9"><label>9.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Sarker</surname><given-names>R</given-names></name><name><surname>Datta</surname><given-names>A</given-names></name><name><surname>Debnath</surname><given-names>S</given-names></name></person-group><article-title xml:lang="en">An improved multicarrier PWM (MCPWM) technique with a new harmonic mitigation strategy for cascaded H-bridge multilevel inverter applications</article-title><source>IEEE Trans. Ind. Inform.</source><year>2022</year><volume>18</volume><issue>3</issue><fpage>1500</fpage><lpage>1510</lpage><pub-id pub-id-type="doi">10.1109/TII.2021.3087458</pub-id></mixed-citation></ref><ref id="CR10"><label>10.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Muthavarapu</surname><given-names>AK</given-names></name><name><surname>Biswas</surname><given-names>J</given-names></name><name><surname>Barai</surname><given-names>M</given-names></name></person-group><article-title xml:lang="en">An efficient sorting algorithm for capacitor voltage balance of modular multilevel converter with space vector pulsewidth modulation</article-title><source>IEEE Trans. Power Electron.</source><year>2022</year><volume>37</volume><issue>8</issue><fpage>9254</fpage><lpage>9265</lpage><pub-id pub-id-type="doi">10.1109/TPEL.2022.3160665</pub-id></mixed-citation></ref><ref id="CR11"><label>11.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Wang</surname><given-names>Y</given-names></name><name><surname>Yuan</surname><given-names>Y</given-names></name><name><surname>Li</surname><given-names>G</given-names></name><name><surname>Ye</surname><given-names>Y</given-names></name><name><surname>Wang</surname><given-names>K</given-names></name><name><surname>Liang</surname><given-names>J</given-names></name></person-group><article-title xml:lang="en">A T-type switched-capacitor multilevel inverter with low voltage stress and self-balancing</article-title><source>IEEE Trans. Circ. Syst. I Regul. Pap.</source><year>2021</year><volume>68</volume><issue>5</issue><fpage>2257</fpage><lpage>22709</lpage><pub-id pub-id-type="doi">10.1109/TCSI.2021.3060284</pub-id></mixed-citation></ref><ref id="CR12"><label>12.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Mondol</surname><given-names>MH</given-names></name><name><surname>Biswas</surname><given-names>SP</given-names></name><name><surname>Rahman</surname><given-names>A</given-names></name><name><surname>Islam</surname><given-names>MR</given-names></name><name><surname>Mahfuz-Ur-Rahman</surname><given-names>AM</given-names></name><name><surname>Muttaqi</surname><given-names>KM</given-names></name></person-group><article-title xml:lang="en">A new hybrid multilevel inverter topology with level shifted multicarrier PWM technique for harvesting renewable energy</article-title><source>IEEE Trans. Ind. Appl.</source><year>2022</year><volume>58</volume><issue>2</issue><fpage>2574</fpage><lpage>2585</lpage><pub-id pub-id-type="doi">10.1109/TIA.2022.3146223</pub-id></mixed-citation></ref><ref id="CR13"><label>13.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Tsunoda</surname><given-names>A</given-names></name><name><surname>Hinago</surname><given-names>Y</given-names></name><name><surname>Koizumi</surname><given-names>H</given-names></name></person-group><article-title xml:lang="en">Level- and phase-shifted PWM for seven-level switched-capacitor inverter using series/parallel conversion</article-title><source>IEEE Trans. Ind. Electron.</source><year>2014</year><volume>61</volume><issue>8</issue><fpage>4011</fpage><lpage>4021</lpage><pub-id pub-id-type="doi">10.1109/TIE.2013.2286559</pub-id></mixed-citation></ref><ref id="CR14"><label>14.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Liu</surname><given-names>J</given-names></name><name><surname>Lin</surname><given-names>W</given-names></name><name><surname>Wu</surname><given-names>J</given-names></name><name><surname>Zeng</surname><given-names>J</given-names></name></person-group><article-title xml:lang="en">A novel nine-level quadruple boost inverter with inductive-load ability</article-title><source>IEEE Trans. Power Electron.</source><year>2019</year><volume>34</volume><issue>5</issue><fpage>4014</fpage><lpage>4018</lpage><pub-id pub-id-type="doi">10.1109/TPEL.2018.2873188</pub-id></mixed-citation></ref><ref id="CR15"><label>15.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Peng</surname><given-names>W</given-names></name><name><surname>Ni</surname><given-names>Q</given-names></name><name><surname>Qiu</surname><given-names>X</given-names></name><name><surname>Ye</surname><given-names>Y</given-names></name></person-group><article-title xml:lang="en">Seven-level inverter with self-balanced switched-capacitor and its cascaded extension</article-title><source>IEEE Trans. Power Electron.</source><year>2019</year><volume>34</volume><issue>12</issue><fpage>11889</fpage><lpage>11896</lpage><pub-id pub-id-type="doi">10.1109/TPEL.2019.2904754</pub-id></mixed-citation></ref><ref id="CR16"><label>16.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Babaei</surname><given-names>E</given-names></name><name><surname>Gowgani</surname><given-names>SS</given-names></name></person-group><article-title xml:lang="en">Hybrid multilevel inverter using switched capacitor units</article-title><source>IEEE Trans. Ind. Electron.</source><year>2014</year><volume>61</volume><issue>9</issue><fpage>4614</fpage><lpage>4621</lpage><pub-id pub-id-type="doi">10.1109/TIE.2013.2290769</pub-id></mixed-citation></ref><ref id="CR17"><label>17.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Nguyen</surname><given-names>MK</given-names></name><name><surname>Duong</surname><given-names>TD</given-names></name><name><surname>Lim</surname><given-names>YC</given-names></name><name><surname>Kim</surname><given-names>YG</given-names></name></person-group><article-title xml:lang="en">Switched-capacitor quasi-switched boost inverters</article-title><source>IEEE Trans. Ind. Electron.</source><year>2018</year><volume>65</volume><issue>6</issue><fpage>5105</fpage><lpage>5113</lpage><pub-id pub-id-type="doi">10.1109/TIE.2017.2772179</pub-id></mixed-citation></ref><ref id="CR18"><label>18.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Ye</surname><given-names>Y</given-names></name><name><surname>Cheng</surname><given-names>KWE</given-names></name><name><surname>Liu</surname><given-names>J</given-names></name><name><surname>Ding</surname><given-names>K</given-names></name></person-group><article-title xml:lang="en">A step-up switched-capacitor multilevel inverter with self-voltage balancing</article-title><source>IEEE Trans. Ind. Electron.</source><year>2014</year><volume>61</volume><issue>12</issue><fpage>6672</fpage><lpage>6680</lpage><pub-id pub-id-type="doi">10.1109/TIE.2014.2314052</pub-id></mixed-citation></ref><ref id="CR19"><label>19.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Lee</surname><given-names>SS</given-names></name><name><surname>Bak</surname><given-names>Y</given-names></name><name><surname>Kim</surname><given-names>SM</given-names></name><name><surname>Lee</surname><given-names>KB</given-names></name></person-group><article-title xml:lang="en">New family of boost switched-capacitor seven-level inverters (BSC7LI)</article-title><source>IEEE Trans. Power Electron.</source><year>2019</year><volume>34</volume><issue>11</issue><fpage>10471</fpage><lpage>10479</lpage><pub-id pub-id-type="doi">10.1109/TPEL.2019.2896606</pub-id></mixed-citation></ref><ref id="CR20"><label>20.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Lee</surname><given-names>SS</given-names></name></person-group><article-title xml:lang="en">Single-stage switched-capacitor module (S<sup>3</sup>CM) topology for cascaded multilevel inverter</article-title><source>IEEE Trans. Power Electron.</source><year>2018</year><volume>33</volume><issue>10</issue><fpage>8204</fpage><lpage>8207</lpage><pub-id pub-id-type="doi">10.1109/TPEL.2018.2805685</pub-id></mixed-citation></ref><ref id="CR21"><label>21.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Zamiri</surname><given-names>E</given-names></name><name><surname>Vosoughi</surname><given-names>N</given-names></name><name><surname>Hosseini</surname><given-names>SH</given-names></name><name><surname>Barzegarkhoo</surname><given-names>R</given-names></name><name><surname>Sabahi</surname><given-names>M</given-names></name></person-group><article-title xml:lang="en">A new cascaded switched-capacitor multilevel inverter based on improved series–parallel conversion with less number of components</article-title><source>IEEE Trans. Ind. Electron.</source><year>2016</year><volume>63</volume><issue>6</issue><fpage>3582</fpage><lpage>3594</lpage><pub-id pub-id-type="doi">10.1109/TIE.2016.2529563</pub-id></mixed-citation></ref><ref id="CR22"><label>22.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Barzegarkhoo</surname><given-names>R</given-names></name><name><surname>Kojabadi</surname><given-names>HM</given-names></name><name><surname>Zamiry</surname><given-names>E</given-names></name><name><surname>Vosoughi</surname><given-names>N</given-names></name><name><surname>Chang</surname><given-names>L</given-names></name></person-group><article-title xml:lang="en">Generalized structure for a single phase switched-capacitor multilevel inverter using a new multiple DC link producer with reduced number of switches</article-title><source>IEEE Trans. Power Electron.</source><year>2016</year><volume>31</volume><issue>8</issue><fpage>5604</fpage><lpage>5617</lpage><pub-id pub-id-type="doi">10.1109/TPEL.2015.2492555</pub-id></mixed-citation></ref><ref id="CR23"><label>23.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Samadaei</surname><given-names>E</given-names></name><name><surname>Sheikholeslami</surname><given-names>A</given-names></name><name><surname>Gholamian</surname><given-names>SA</given-names></name><name><surname>Adabi</surname><given-names>J</given-names></name></person-group><article-title xml:lang="en">A square T-type (ST-type) module for asymmetrical multilevel inverters</article-title><source>IEEE Trans. Power Electron.</source><year>2018</year><volume>33</volume><issue>2</issue><fpage>987</fpage><lpage>996</lpage><pub-id pub-id-type="doi">10.1109/TPEL.2017.2675381</pub-id></mixed-citation></ref><ref id="CR24"><label>24.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Arun</surname><given-names>N</given-names></name><name><surname>Noel</surname><given-names>MM</given-names></name></person-group><article-title xml:lang="en">Crisscross switched multilevel inverter using cascaded semi-half-bridge cells</article-title><source>IET Power Electron.</source><year>2017</year><volume>11</volume><issue>1</issue><fpage>23</fpage><lpage>32</lpage><pub-id pub-id-type="doi">10.1049/iet-pel.2016.0644</pub-id></mixed-citation></ref><ref id="CR25"><label>25.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Wang</surname><given-names>Y</given-names></name><name><surname>Ye</surname><given-names>J</given-names></name><name><surname>Ku</surname><given-names>R</given-names></name><name><surname>Wang</surname><given-names>Y</given-names></name><name><surname>Liang</surname><given-names>J</given-names></name></person-group><article-title xml:lang="en">Novel extensible multilevel inverter based on switched-capacitor structure</article-title><source>J. Power Electron.</source><year>2022</year><pub-id pub-id-type="doi">10.1007/s43236-022-00450-w</pub-id></mixed-citation></ref></ref-list></ref-list></back></article></records><facets><facet name="subject"><facet-value count="1">Engineering</facet-value><facet-value count="1">Power Electronics, Electrical Machines and Networks</facet-value></facet><facet name="keyword"><facet-value count="1">Multilevel inverter</facet-value><facet-value count="1">Switched-capacitor</facet-value><facet-value count="1">Voltage gain</facet-value><facet-value count="1">Voltage stress</facet-value></facet><facet name="pub"><facet-value count="1">Journal of Power Electronics</facet-value></facet><facet name="year"><facet-value count="1">2023</facet-value></facet><facet name="country"><facet-value count="1">China</facet-value><facet-value count="1">United Kingdom</facet-value></facet><facet name="type"><facet-value count="1">Journal</facet-value></facet></facets></response>
