Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 15 15:28:01 2018
| Host         : LABPRYV-D128597 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DAC_test_wrapper_control_sets_placed.rpt
| Design       : DAC_test_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------+---------------+--------------------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                  | Enable Signal |                                      Set/Reset Signal                                      | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------+---------------+--------------------------------------------------------------------------------------------+------------------+----------------+
|  DAC_test_i/clk_wiz_0/inst/clk_out1                                             |               |                                                                                            |                1 |              2 |
|  DAC_test_i/clk_wiz_0/inst/clk_out2                                             |               |                                                                                            |                3 |              6 |
|  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |               | DAC_test_i/SineWave100s_0/U0/count                                                         |                1 |             16 |
|  DAC_test_i/clk_wiz_0/inst/clk_out1                                             |               | DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached__0 |                3 |             22 |
|  DAC_test_i/clk_wiz_0/inst/clk_out2                                             |               | DAC_test_i/PWM_12b_0/U0/count                                                              |                3 |             24 |
|  DAC_test_i/clk_wiz_0/inst/clk_out2                                             |               | DAC_test_i/PWM_12b_2/U0/count                                                              |                3 |             24 |
|  DAC_test_i/clk_wiz_0/inst/clk_out2                                             |               | DAC_test_i/PWM_12b_1/U0/count                                                              |                3 |             24 |
+---------------------------------------------------------------------------------+---------------+--------------------------------------------------------------------------------------------+------------------+----------------+


