Warning (10268): Verilog HDL information at fft_wrapper.sv(43): always construct contains both blocking and non-blocking assignments File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/fft_wrapper.sv Line: 43
Info (10281): Verilog HDL Declaration information at fft_wrapper.sv(14): object "ready" differs only in case from object "READY" in the same scope File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/fft_wrapper.sv Line: 14
Warning (10273): Verilog HDL warning at soc_system_top.sv(317): extended using "x" or "z" File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system_top.sv Line: 317
Warning (10273): Verilog HDL warning at soc_system_top.sv(326): extended using "x" or "z" File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system_top.sv Line: 326
Warning (10273): Verilog HDL warning at soc_system_top.sv(327): extended using "x" or "z" File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system_top.sv Line: 327
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at audio.sv(81): always construct contains both blocking and non-blocking assignments File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system/synthesis/submodules/audio.sv Line: 81
Info (10281): Verilog HDL Declaration information at audio.sv(13): object "write" differs only in case from object "WRITE" in the same scope File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system/synthesis/submodules/audio.sv Line: 13
Info (10281): Verilog HDL Declaration information at audio.sv(12): object "read" differs only in case from object "READ" in the same scope File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system/synthesis/submodules/audio.sv Line: 12
Warning (10268): Verilog HDL information at fft_wrapper.sv(43): always construct contains both blocking and non-blocking assignments File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system/synthesis/submodules/fft_wrapper.sv Line: 43
Info (10281): Verilog HDL Declaration information at fft_wrapper.sv(14): object "ready" differs only in case from object "READY" in the same scope File: /homes/user/stud/fall23/pw2593/4840-Embedded/project-hw_test_version/soc_system/synthesis/submodules/fft_wrapper.sv Line: 14
