{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 00:08:14 2006 " "Info: Processing started: Sun Jan 01 00:08:14 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Vhdl1 -c Vhdl1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Vhdl1 -c Vhdl1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LADD\[1\] " "Warning: Node \"LADD\[1\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[14\] " "Warning: Node \"UR\[14\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[14\] " "Warning: Node \"DR\[14\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[3\] " "Warning: Node \"DR\[3\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[3\] " "Warning: Node \"UR\[3\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[15\] " "Warning: Node \"UR\[15\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[15\] " "Warning: Node \"DR\[15\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[16\] " "Warning: Node \"DR\[16\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[16\] " "Warning: Node \"UR\[16\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[2\] " "Warning: Node \"UR\[2\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[2\] " "Warning: Node \"DR\[2\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[1\] " "Warning: Node \"UR\[1\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[1\] " "Warning: Node \"DR\[1\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[4\] " "Warning: Node \"UR\[4\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[4\] " "Warning: Node \"DR\[4\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[12\] " "Warning: Node \"UR\[12\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[12\] " "Warning: Node \"DR\[12\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[13\] " "Warning: Node \"UR\[13\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[13\] " "Warning: Node \"DR\[13\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[9\] " "Warning: Node \"UR\[9\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[9\] " "Warning: Node \"DR\[9\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[7\] " "Warning: Node \"UR\[7\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[7\] " "Warning: Node \"DR\[7\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[8\] " "Warning: Node \"UR\[8\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[8\] " "Warning: Node \"DR\[8\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[5\] " "Warning: Node \"UR\[5\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[5\] " "Warning: Node \"DR\[5\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[6\] " "Warning: Node \"UR\[6\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[6\] " "Warning: Node \"DR\[6\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[10\] " "Warning: Node \"DR\[10\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[10\] " "Warning: Node \"UR\[10\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DR\[11\] " "Warning: Node \"DR\[11\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "UR\[11\] " "Warning: Node \"UR\[11\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LADD\[0\] " "Warning: Node \"LADD\[0\]\" is a latch" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLKIN " "Info: Assuming node \"CLKIN\" is an undefined clock" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLKIN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "UPIN " "Info: Assuming node \"UPIN\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ST_CH " "Info: Assuming node \"ST_CH\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DOWNIN " "Info: Assuming node \"DOWNIN\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "159 " "Warning: Found 159 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UR\[11\] " "Info: Detected ripple clock \"UR\[11\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[11\] " "Info: Detected ripple clock \"DR\[11\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[10\] " "Info: Detected ripple clock \"UR\[10\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[10\] " "Info: Detected ripple clock \"DR\[10\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[6\] " "Info: Detected ripple clock \"DR\[6\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[6\] " "Info: Detected ripple clock \"UR\[6\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[5\] " "Info: Detected ripple clock \"DR\[5\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[5\] " "Info: Detected ripple clock \"UR\[5\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[8\] " "Info: Detected ripple clock \"DR\[8\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[8\] " "Info: Detected ripple clock \"UR\[8\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[7\] " "Info: Detected ripple clock \"DR\[7\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[7\] " "Info: Detected ripple clock \"UR\[7\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[9\] " "Info: Detected ripple clock \"DR\[9\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[9\] " "Info: Detected ripple clock \"UR\[9\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[13\] " "Info: Detected ripple clock \"DR\[13\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[13\] " "Info: Detected ripple clock \"UR\[13\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[12\] " "Info: Detected ripple clock \"DR\[12\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[12\] " "Info: Detected ripple clock \"UR\[12\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[4\] " "Info: Detected ripple clock \"DR\[4\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[4\] " "Info: Detected ripple clock \"UR\[4\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[1\] " "Info: Detected ripple clock \"DR\[1\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[1\] " "Info: Detected ripple clock \"UR\[1\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[2\] " "Info: Detected ripple clock \"DR\[2\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[2\] " "Info: Detected ripple clock \"UR\[2\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[16\] " "Info: Detected ripple clock \"UR\[16\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[16\] " "Info: Detected ripple clock \"DR\[16\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[15\] " "Info: Detected ripple clock \"DR\[15\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[15\] " "Info: Detected ripple clock \"UR\[15\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[3\] " "Info: Detected ripple clock \"UR\[3\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[3\] " "Info: Detected ripple clock \"DR\[3\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DR\[14\] " "Info: Detected ripple clock \"DR\[14\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DR\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "UR\[14\] " "Info: Detected ripple clock \"UR\[14\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "UR\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P2~703 " "Info: Detected gated clock \"P2~703\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P2~703" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P2~708 " "Info: Detected gated clock \"P2~708\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P2~708" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Add1~137 " "Info: Detected gated clock \"Add1~137\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Add1~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~709 " "Info: Detected gated clock \"comb~709\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~709" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux49~152 " "Info: Detected gated clock \"Mux49~152\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux49~152" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~690 " "Info: Detected gated clock \"comb~690\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~690" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux49~148 " "Info: Detected gated clock \"Mux49~148\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux49~148" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~687 " "Info: Detected gated clock \"comb~687\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~687" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~686 " "Info: Detected gated clock \"comb~686\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~686" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux49~154 " "Info: Detected gated clock \"Mux49~154\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux49~154" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~717 " "Info: Detected gated clock \"comb~717\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~717" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux49~146 " "Info: Detected gated clock \"Mux49~146\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux49~146" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~679 " "Info: Detected gated clock \"comb~679\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~679" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux33~21 " "Info: Detected gated clock \"Mux33~21\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux33~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux31~21 " "Info: Detected gated clock \"Mux31~21\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 128 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux31~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~2 " "Info: Detected gated clock \"comb~2\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux49~144 " "Info: Detected gated clock \"Mux49~144\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux49~144" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~669 " "Info: Detected gated clock \"comb~669\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~669" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P2~704 " "Info: Detected gated clock \"P2~704\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P2~704" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Add0~149 " "Info: Detected gated clock \"Add0~149\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Add0~149" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Add1~138 " "Info: Detected gated clock \"Add1~138\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Add1~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Add0~150 " "Info: Detected gated clock \"Add0~150\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Add0~150" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~702 " "Info: Detected gated clock \"comb~702\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~702" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux49~151 " "Info: Detected gated clock \"Mux49~151\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux49~151" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~711 " "Info: Detected gated clock \"comb~711\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~711" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~710 " "Info: Detected gated clock \"comb~710\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~710" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~691 " "Info: Detected gated clock \"comb~691\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~691" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~688 " "Info: Detected gated clock \"comb~688\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~688" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~674 " "Info: Detected gated clock \"comb~674\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~674" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux49~145 " "Info: Detected gated clock \"Mux49~145\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux49~145" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~675 " "Info: Detected gated clock \"comb~675\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~675" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~677 " "Info: Detected gated clock \"comb~677\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~677" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux49~149 " "Info: Detected gated clock \"Mux49~149\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux49~149" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~696 " "Info: Detected gated clock \"comb~696\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~696" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~718 " "Info: Detected gated clock \"comb~718\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~718" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~719 " "Info: Detected gated clock \"comb~719\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~719" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~680 " "Info: Detected gated clock \"comb~680\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~680" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~681 " "Info: Detected gated clock \"comb~681\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~681" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux15~21 " "Info: Detected gated clock \"Mux15~21\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 128 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux15~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux17~21 " "Info: Detected gated clock \"Mux17~21\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux17~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux5~21 " "Info: Detected gated clock \"Mux5~21\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux5~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux3~21 " "Info: Detected gated clock \"Mux3~21\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 128 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux3~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux7~21 " "Info: Detected gated clock \"Mux7~21\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 128 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux7~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux9~21 " "Info: Detected gated clock \"Mux9~21\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux9~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~712 " "Info: Detected gated clock \"comb~712\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~712" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~713 " "Info: Detected gated clock \"comb~713\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~713" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~22 " "Info: Detected gated clock \"P3~22\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~670 " "Info: Detected gated clock \"comb~670\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~670" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~673 " "Info: Detected gated clock \"comb~673\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~673" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P2~705 " "Info: Detected gated clock \"P2~705\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P2~705" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DIR\[3\] " "Info: Detected ripple clock \"DIR\[3\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DIR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DIR\[1\] " "Info: Detected ripple clock \"DIR\[1\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DIR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DIR\[2\] " "Info: Detected ripple clock \"DIR\[2\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DIR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Add1~139 " "Info: Detected gated clock \"Add1~139\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Add1~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Add0~151 " "Info: Detected gated clock \"Add0~151\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Add0~151" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~682 " "Info: Detected gated clock \"comb~682\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~682" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux49~147 " "Info: Detected gated clock \"Mux49~147\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux49~147" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~703 " "Info: Detected gated clock \"comb~703\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~703" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~704 " "Info: Detected gated clock \"comb~704\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~704" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~676 " "Info: Detected gated clock \"comb~676\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~676" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~678 " "Info: Detected gated clock \"comb~678\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~678" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~697 " "Info: Detected gated clock \"comb~697\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~697" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~698 " "Info: Detected gated clock \"comb~698\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~698" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~692 " "Info: Detected gated clock \"comb~692\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~692" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~693 " "Info: Detected gated clock \"comb~693\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~693" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~672 " "Info: Detected gated clock \"comb~672\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~672" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~706 " "Info: Detected gated clock \"comb~706\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~706" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~708 " "Info: Detected gated clock \"comb~708\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~708" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~699 " "Info: Detected gated clock \"comb~699\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~699" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~668 " "Info: Detected gated clock \"comb~668\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~668" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux49~150 " "Info: Detected gated clock \"Mux49~150\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux49~150" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~694 " "Info: Detected gated clock \"comb~694\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~694" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~695 " "Info: Detected gated clock \"comb~695\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~695" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~37 " "Info: Detected gated clock \"P3~37\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~28 " "Info: Detected gated clock \"P3~28\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~4 " "Info: Detected gated clock \"P3~4\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux0~59 " "Info: Detected gated clock \"Mux0~59\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux0~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux0~57 " "Info: Detected gated clock \"Mux0~57\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux0~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~25 " "Info: Detected gated clock \"P3~25\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~31 " "Info: Detected gated clock \"P3~31\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LIFTOR\[3\] " "Info: Detected ripple clock \"LIFTOR\[3\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "LIFTOR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~34 " "Info: Detected gated clock \"P3~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P2~706 " "Info: Detected gated clock \"P2~706\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P2~706" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~721 " "Info: Detected gated clock \"comb~721\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~721" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~720 " "Info: Detected gated clock \"comb~720\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~720" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P2~707 " "Info: Detected gated clock \"P2~707\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P2~707" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~714 " "Info: Detected gated clock \"comb~714\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~714" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "HAND~21 " "Info: Detected gated clock \"HAND~21\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 28 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "HAND~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P2~712 " "Info: Detected gated clock \"P2~712\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P2~712" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux49~153 " "Info: Detected gated clock \"Mux49~153\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 108 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux49~153" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~683 " "Info: Detected gated clock \"comb~683\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~683" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~684 " "Info: Detected gated clock \"comb~684\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~684" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DIR\[0\] " "Info: Detected ripple clock \"DIR\[0\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "DIR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux1~1102 " "Info: Detected gated clock \"Mux1~1102\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux1~1102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~13 " "Info: Detected gated clock \"P3~13\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~10 " "Info: Detected gated clock \"P3~10\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~701 " "Info: Detected gated clock \"comb~701\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~701" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~700 " "Info: Detected gated clock \"comb~700\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~700" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~19 " "Info: Detected gated clock \"P3~19\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux0~62 " "Info: Detected gated clock \"Mux0~62\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux0~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux0~60 " "Info: Detected gated clock \"Mux0~60\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux0~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LIFTOR\[0\] " "Info: Detected ripple clock \"LIFTOR\[0\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "LIFTOR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux0~58 " "Info: Detected gated clock \"Mux0~58\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux0~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LIFTOR\[1\] " "Info: Detected ripple clock \"LIFTOR\[1\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "LIFTOR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux0~55 " "Info: Detected gated clock \"Mux0~55\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux0~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~16 " "Info: Detected gated clock \"P3~16\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "comb~715 " "Info: Detected gated clock \"comb~715\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "comb~715" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux1~1103 " "Info: Detected gated clock \"Mux1~1103\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux1~1103" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~1175 " "Info: Detected gated clock \"P3~1175\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~1175" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux1~1104 " "Info: Detected gated clock \"Mux1~1104\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux1~1104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~7 " "Info: Detected gated clock \"P3~7\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~0 " "Info: Detected gated clock \"P3~0\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~1 " "Info: Detected gated clock \"P3~1\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LIFTOR\[2\] " "Info: Detected ripple clock \"LIFTOR\[2\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "LIFTOR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux0~63 " "Info: Detected gated clock \"Mux0~63\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux0~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux0~61 " "Info: Detected gated clock \"Mux0~61\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux0~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux0~56 " "Info: Detected gated clock \"Mux0~56\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux0~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~43 " "Info: Detected gated clock \"P3~43\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "P3~40 " "Info: Detected gated clock \"P3~40\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "P3~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "WAI_T\[0\] " "Info: Detected ripple clock \"WAI_T\[0\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "WAI_T\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "WAI_T\[1\] " "Info: Detected ripple clock \"WAI_T\[1\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "WAI_T\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "WAI_T\[2\] " "Info: Detected ripple clock \"WAI_T\[2\]\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "WAI_T\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Equal2~58 " "Info: Detected gated clock \"Equal2~58\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Equal2~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Equal2~57 " "Info: Detected gated clock \"Equal2~57\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Equal2~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Mux0~64 " "Info: Detected gated clock \"Mux0~64\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Mux0~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Equal2~59 " "Info: Detected gated clock \"Equal2~59\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Equal2~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Equal1~28 " "Info: Detected gated clock \"Equal1~28\" as buffer" {  } { { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Equal1~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLKIN register LADD\[0\] register LIFTOR\[3\] 24.5 MHz 40.822 ns Internal " "Info: Clock \"CLKIN\" has Internal fmax of 24.5 MHz between source register \"LADD\[0\]\" and destination register \"LIFTOR\[3\]\" (period= 40.822 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.968 ns + Longest register register " "Info: + Longest register to register delay is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LADD\[0\] 1 REG LCCOMB_X17_Y9_N28 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.206 ns) 0.661 ns Equal17~13 2 COMB LCCOMB_X17_Y9_N2 2 " "Info: 2: + IC(0.455 ns) + CELL(0.206 ns) = 0.661 ns; Loc. = LCCOMB_X17_Y9_N2; Fanout = 2; COMB Node = 'Equal17~13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.661 ns" { LADD[0] Equal17~13 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 1.243 ns LIFTOR~905 3 COMB LCCOMB_X17_Y9_N30 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 1.243 ns; Loc. = LCCOMB_X17_Y9_N30; Fanout = 1; COMB Node = 'LIFTOR~905'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.582 ns" { Equal17~13 LIFTOR~905 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.206 ns) 1.860 ns LIFTOR\[3\]~906 4 COMB LCCOMB_X17_Y9_N12 1 " "Info: 4: + IC(0.411 ns) + CELL(0.206 ns) = 1.860 ns; Loc. = LCCOMB_X17_Y9_N12; Fanout = 1; COMB Node = 'LIFTOR\[3\]~906'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.617 ns" { LIFTOR~905 LIFTOR[3]~906 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.968 ns LIFTOR\[3\] 5 REG LCFF_X17_Y9_N13 30 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 1.968 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 30; REG Node = 'LIFTOR\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { LIFTOR[3]~906 LIFTOR[3] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.726 ns ( 36.89 % ) " "Info: Total cell delay = 0.726 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 63.11 % ) " "Info: Total interconnect delay = 1.242 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.968 ns" { LADD[0] Equal17~13 LIFTOR~905 LIFTOR[3]~906 LIFTOR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.968 ns" { LADD[0] Equal17~13 LIFTOR~905 LIFTOR[3]~906 LIFTOR[3] } { 0.000ns 0.455ns 0.376ns 0.411ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-18.483 ns - Smallest " "Info: - Smallest clock skew is -18.483 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 6.880 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to destination register is 6.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns CLKIN 1 CLK PIN_93 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.187 ns) 1.170 ns CLKIN~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.235 ns" { CLKIN CLKIN~clk_delay_ctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.170 ns CLKIN~clkctrl 3 COMB CLKCTRL_G4 5 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN~clk_delay_ctrl CLKIN~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.970 ns) 3.016 ns DIR\[0\] 4 REG LCFF_X19_Y11_N21 28 " "Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.846 ns" { CLKIN~clkctrl DIR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(0.000 ns) 5.325 ns DIR\[0\]~clkctrl 5 COMB CLKCTRL_G1 7 " "Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR\[0\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.309 ns" { DIR[0] DIR[0]~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 6.880 ns LIFTOR\[3\] 6 REG LCFF_X17_Y9_N13 30 " "Info: 6: + IC(0.889 ns) + CELL(0.666 ns) = 6.880 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 30; REG Node = 'LIFTOR\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.555 ns" { DIR[0]~clkctrl LIFTOR[3] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 40.09 % ) " "Info: Total cell delay = 2.758 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.122 ns ( 59.91 % ) " "Info: Total interconnect delay = 4.122 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.880 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.880 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[3] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 25.363 ns - Longest register " "Info: - Longest clock path from clock \"CLKIN\" to source register is 25.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns CLKIN 1 CLK PIN_93 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.187 ns) 1.170 ns CLKIN~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.235 ns" { CLKIN CLKIN~clk_delay_ctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.170 ns CLKIN~clkctrl 3 COMB CLKCTRL_G4 5 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN~clk_delay_ctrl CLKIN~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.970 ns) 3.016 ns DIR\[0\] 4 REG LCFF_X19_Y11_N21 28 " "Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.846 ns" { CLKIN~clkctrl DIR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(0.000 ns) 5.325 ns DIR\[0\]~clkctrl 5 COMB CLKCTRL_G1 7 " "Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR\[0\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.309 ns" { DIR[0] DIR[0]~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.970 ns) 7.184 ns LIFTOR\[2\] 6 REG LCFF_X17_Y9_N27 31 " "Info: 6: + IC(0.889 ns) + CELL(0.970 ns) = 7.184 ns; Loc. = LCFF_X17_Y9_N27; Fanout = 31; REG Node = 'LIFTOR\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.859 ns" { DIR[0]~clkctrl LIFTOR[2] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.624 ns) 9.476 ns Add1~137 7 COMB LCCOMB_X19_Y11_N14 3 " "Info: 7: + IC(1.668 ns) + CELL(0.624 ns) = 9.476 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 3; COMB Node = 'Add1~137'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.292 ns" { LIFTOR[2] Add1~137 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 10.234 ns P2~709 8 COMB LCCOMB_X19_Y11_N2 1 " "Info: 8: + IC(0.388 ns) + CELL(0.370 ns) = 10.234 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 1; COMB Node = 'P2~709'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.758 ns" { Add1~137 P2~709 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.624 ns) 11.222 ns P2~710 9 COMB LCCOMB_X19_Y11_N16 1 " "Info: 9: + IC(0.364 ns) + CELL(0.624 ns) = 11.222 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 1; COMB Node = 'P2~710'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.988 ns" { P2~709 P2~710 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 11.975 ns P2~711 10 COMB LCCOMB_X19_Y11_N10 4 " "Info: 10: + IC(0.383 ns) + CELL(0.370 ns) = 11.975 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 4; COMB Node = 'P2~711'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.753 ns" { P2~710 P2~711 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.366 ns) 13.468 ns P2~712 11 COMB LCCOMB_X18_Y8_N0 20 " "Info: 11: + IC(1.127 ns) + CELL(0.366 ns) = 13.468 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.493 ns" { P2~711 P2~712 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.537 ns) 15.437 ns comb~677 12 COMB LCCOMB_X18_Y11_N24 3 " "Info: 12: + IC(1.432 ns) + CELL(0.537 ns) = 15.437 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.969 ns" { P2~712 comb~677 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.650 ns) 17.241 ns comb~678 13 COMB LCCOMB_X18_Y13_N22 1 " "Info: 13: + IC(1.154 ns) + CELL(0.650 ns) = 17.241 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.804 ns" { comb~677 comb~678 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 17.823 ns UR\[13\] 14 REG LCCOMB_X18_Y13_N14 2 " "Info: 14: + IC(0.376 ns) + CELL(0.206 ns) = 17.823 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.582 ns" { comb~678 UR[13] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.319 ns) 18.535 ns P3~34 15 COMB LCCOMB_X18_Y13_N26 2 " "Info: 15: + IC(0.393 ns) + CELL(0.319 ns) = 18.535 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.712 ns" { UR[13] P3~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.615 ns) 20.688 ns Mux0~55 16 COMB LCCOMB_X16_Y9_N8 1 " "Info: 16: + IC(1.538 ns) + CELL(0.615 ns) = 20.688 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.153 ns" { P3~34 Mux0~55 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.624 ns) 22.349 ns Mux0~56 17 COMB LCCOMB_X18_Y9_N10 1 " "Info: 17: + IC(1.037 ns) + CELL(0.624 ns) = 22.349 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.661 ns" { Mux0~55 Mux0~56 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.650 ns) 23.399 ns Mux0~64 18 COMB LCCOMB_X18_Y9_N8 2 " "Info: 18: + IC(0.400 ns) + CELL(0.650 ns) = 23.399 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Mux0~56 Mux0~64 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.580 ns) 24.353 ns comb~2 19 COMB LCCOMB_X18_Y9_N14 1 " "Info: 19: + IC(0.374 ns) + CELL(0.580 ns) = 24.353 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.954 ns" { Mux0~64 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 25.363 ns LADD\[0\] 20 REG LCCOMB_X17_Y9_N28 13 " "Info: 20: + IC(0.640 ns) + CELL(0.370 ns) = 25.363 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { comb~2 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.967 ns ( 39.30 % ) " "Info: Total cell delay = 9.967 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.396 ns ( 60.70 % ) " "Info: Total interconnect delay = 15.396 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "25.363 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "25.363 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns 1.668ns 0.388ns 0.364ns 0.383ns 1.127ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.970ns 0.624ns 0.370ns 0.624ns 0.370ns 0.366ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.880 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.880 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[3] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "25.363 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "25.363 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns 1.668ns 0.388ns 0.364ns 0.383ns 1.127ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.970ns 0.624ns 0.370ns 0.624ns 0.370ns 0.366ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.968 ns" { LADD[0] Equal17~13 LIFTOR~905 LIFTOR[3]~906 LIFTOR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.968 ns" { LADD[0] Equal17~13 LIFTOR~905 LIFTOR[3]~906 LIFTOR[3] } { 0.000ns 0.455ns 0.376ns 0.411ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.880 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.880 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[3] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "25.363 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "25.363 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns 1.668ns 0.388ns 0.364ns 0.383ns 1.127ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.970ns 0.624ns 0.370ns 0.624ns 0.370ns 0.366ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UPIN register LADD\[0\] register LADD\[0\] 90.56 MHz 11.043 ns Internal " "Info: Clock \"UPIN\" has Internal fmax of 90.56 MHz between source register \"LADD\[0\]\" and destination register \"LADD\[0\]\" (period= 11.043 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.297 ns + Longest register register " "Info: + Longest register to register delay is 4.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LADD\[0\] 1 REG LCCOMB_X17_Y9_N28 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.206 ns) 1.321 ns P3~42 2 COMB LCCOMB_X21_Y9_N18 1 " "Info: 2: + IC(1.115 ns) + CELL(0.206 ns) = 1.321 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 1; COMB Node = 'P3~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.321 ns" { LADD[0] P3~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.206 ns) 2.576 ns Mux1~1108 3 COMB LCCOMB_X17_Y9_N18 1 " "Info: 3: + IC(1.049 ns) + CELL(0.206 ns) = 2.576 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'Mux1~1108'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.255 ns" { P3~42 Mux1~1108 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 3.155 ns Mux1~1114 4 COMB LCCOMB_X17_Y9_N0 1 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 3.155 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'Mux1~1114'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.579 ns" { Mux1~1108 Mux1~1114 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 3.720 ns Mux1~1122 5 COMB LCCOMB_X17_Y9_N6 1 " "Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 3.720 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux1~1114 Mux1~1122 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 4.297 ns LADD\[0\] 6 REG LCCOMB_X17_Y9_N28 13 " "Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 4.297 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.577 ns" { Mux1~1122 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.030 ns ( 23.97 % ) " "Info: Total cell delay = 1.030 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.267 ns ( 76.03 % ) " "Info: Total interconnect delay = 3.267 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } { 0.000ns 1.115ns 1.049ns 0.373ns 0.359ns 0.371ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.297 ns - Smallest " "Info: - Smallest clock skew is -5.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UPIN destination 10.046 ns + Shortest register " "Info: + Shortest clock path from clock \"UPIN\" to destination register is 10.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns UPIN 1 CLK PIN_92 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_92; Fanout = 4; CLK Node = 'UPIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { UPIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.206 ns) 3.448 ns P2~712 2 COMB LCCOMB_X18_Y8_N0 20 " "Info: 2: + IC(2.307 ns) + CELL(0.206 ns) = 3.448 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.513 ns" { UPIN P2~712 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.206 ns) 5.068 ns comb~695 3 COMB LCCOMB_X17_Y11_N12 1 " "Info: 3: + IC(1.414 ns) + CELL(0.206 ns) = 5.068 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 1; COMB Node = 'comb~695'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.620 ns" { P2~712 comb~695 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 5.643 ns UR\[2\] 4 REG LCCOMB_X17_Y11_N4 1 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 5.643 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 1; REG Node = 'UR\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.575 ns" { comb~695 UR[2] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.319 ns) 6.353 ns P3~1 5 COMB LCCOMB_X17_Y11_N16 3 " "Info: 5: + IC(0.391 ns) + CELL(0.319 ns) = 6.353 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 3; COMB Node = 'P3~1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.710 ns" { UR[2] P3~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.534 ns) 7.304 ns Equal2~57 6 COMB LCCOMB_X17_Y11_N22 7 " "Info: 6: + IC(0.417 ns) + CELL(0.534 ns) = 7.304 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 7; COMB Node = 'Equal2~57'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.951 ns" { P3~1 Equal2~57 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.370 ns) 9.036 ns comb~2 7 COMB LCCOMB_X18_Y9_N14 1 " "Info: 7: + IC(1.362 ns) + CELL(0.370 ns) = 9.036 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.732 ns" { Equal2~57 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 10.046 ns LADD\[0\] 8 REG LCCOMB_X17_Y9_N28 13 " "Info: 8: + IC(0.640 ns) + CELL(0.370 ns) = 10.046 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { comb~2 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.146 ns ( 31.32 % ) " "Info: Total cell delay = 3.146 ns ( 31.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.900 ns ( 68.68 % ) " "Info: Total interconnect delay = 6.900 ns ( 68.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.046 ns" { UPIN P2~712 comb~695 UR[2] P3~1 Equal2~57 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.046 ns" { UPIN UPIN~combout P2~712 comb~695 UR[2] P3~1 Equal2~57 comb~2 LADD[0] } { 0.000ns 0.000ns 2.307ns 1.414ns 0.369ns 0.391ns 0.417ns 1.362ns 0.640ns } { 0.000ns 0.935ns 0.206ns 0.206ns 0.206ns 0.319ns 0.534ns 0.370ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UPIN source 15.343 ns - Longest register " "Info: - Longest clock path from clock \"UPIN\" to source register is 15.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns UPIN 1 CLK PIN_92 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_92; Fanout = 4; CLK Node = 'UPIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { UPIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.206 ns) 3.448 ns P2~712 2 COMB LCCOMB_X18_Y8_N0 20 " "Info: 2: + IC(2.307 ns) + CELL(0.206 ns) = 3.448 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.513 ns" { UPIN P2~712 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.537 ns) 5.417 ns comb~677 3 COMB LCCOMB_X18_Y11_N24 3 " "Info: 3: + IC(1.432 ns) + CELL(0.537 ns) = 5.417 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.969 ns" { P2~712 comb~677 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.650 ns) 7.221 ns comb~678 4 COMB LCCOMB_X18_Y13_N22 1 " "Info: 4: + IC(1.154 ns) + CELL(0.650 ns) = 7.221 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.804 ns" { comb~677 comb~678 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 7.803 ns UR\[13\] 5 REG LCCOMB_X18_Y13_N14 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 7.803 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.582 ns" { comb~678 UR[13] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.319 ns) 8.515 ns P3~34 6 COMB LCCOMB_X18_Y13_N26 2 " "Info: 6: + IC(0.393 ns) + CELL(0.319 ns) = 8.515 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.712 ns" { UR[13] P3~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.615 ns) 10.668 ns Mux0~55 7 COMB LCCOMB_X16_Y9_N8 1 " "Info: 7: + IC(1.538 ns) + CELL(0.615 ns) = 10.668 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.153 ns" { P3~34 Mux0~55 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.624 ns) 12.329 ns Mux0~56 8 COMB LCCOMB_X18_Y9_N10 1 " "Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.329 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.661 ns" { Mux0~55 Mux0~56 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.650 ns) 13.379 ns Mux0~64 9 COMB LCCOMB_X18_Y9_N8 2 " "Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.379 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Mux0~56 Mux0~64 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.580 ns) 14.333 ns comb~2 10 COMB LCCOMB_X18_Y9_N14 1 " "Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.333 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.954 ns" { Mux0~64 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 15.343 ns LADD\[0\] 11 REG LCCOMB_X17_Y9_N28 13 " "Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.343 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { comb~2 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.692 ns ( 37.10 % ) " "Info: Total cell delay = 5.692 ns ( 37.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.651 ns ( 62.90 % ) " "Info: Total interconnect delay = 9.651 ns ( 62.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.343 ns" { UPIN P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.343 ns" { UPIN UPIN~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.307ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.206ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.046 ns" { UPIN P2~712 comb~695 UR[2] P3~1 Equal2~57 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.046 ns" { UPIN UPIN~combout P2~712 comb~695 UR[2] P3~1 Equal2~57 comb~2 LADD[0] } { 0.000ns 0.000ns 2.307ns 1.414ns 0.369ns 0.391ns 0.417ns 1.362ns 0.640ns } { 0.000ns 0.935ns 0.206ns 0.206ns 0.206ns 0.319ns 0.534ns 0.370ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.343 ns" { UPIN P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.343 ns" { UPIN UPIN~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.307ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.206ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.449 ns + " "Info: + Micro setup delay of destination is 1.449 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } { 0.000ns 1.115ns 1.049ns 0.373ns 0.359ns 0.371ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.046 ns" { UPIN P2~712 comb~695 UR[2] P3~1 Equal2~57 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.046 ns" { UPIN UPIN~combout P2~712 comb~695 UR[2] P3~1 Equal2~57 comb~2 LADD[0] } { 0.000ns 0.000ns 2.307ns 1.414ns 0.369ns 0.391ns 0.417ns 1.362ns 0.640ns } { 0.000ns 0.935ns 0.206ns 0.206ns 0.206ns 0.319ns 0.534ns 0.370ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.343 ns" { UPIN P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.343 ns" { UPIN UPIN~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.307ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.206ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ST_CH register LADD\[0\] register LADD\[0\] 83.0 MHz 12.048 ns Internal " "Info: Clock \"ST_CH\" has Internal fmax of 83.0 MHz between source register \"LADD\[0\]\" and destination register \"LADD\[0\]\" (period= 12.048 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.297 ns + Longest register register " "Info: + Longest register to register delay is 4.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LADD\[0\] 1 REG LCCOMB_X17_Y9_N28 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.206 ns) 1.321 ns P3~42 2 COMB LCCOMB_X21_Y9_N18 1 " "Info: 2: + IC(1.115 ns) + CELL(0.206 ns) = 1.321 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 1; COMB Node = 'P3~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.321 ns" { LADD[0] P3~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.206 ns) 2.576 ns Mux1~1108 3 COMB LCCOMB_X17_Y9_N18 1 " "Info: 3: + IC(1.049 ns) + CELL(0.206 ns) = 2.576 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'Mux1~1108'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.255 ns" { P3~42 Mux1~1108 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 3.155 ns Mux1~1114 4 COMB LCCOMB_X17_Y9_N0 1 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 3.155 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'Mux1~1114'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.579 ns" { Mux1~1108 Mux1~1114 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 3.720 ns Mux1~1122 5 COMB LCCOMB_X17_Y9_N6 1 " "Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 3.720 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux1~1114 Mux1~1122 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 4.297 ns LADD\[0\] 6 REG LCCOMB_X17_Y9_N28 13 " "Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 4.297 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.577 ns" { Mux1~1122 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.030 ns ( 23.97 % ) " "Info: Total cell delay = 1.030 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.267 ns ( 76.03 % ) " "Info: Total interconnect delay = 3.267 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } { 0.000ns 1.115ns 1.049ns 0.373ns 0.359ns 0.371ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.302 ns - Smallest " "Info: - Smallest clock skew is -6.302 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ST_CH destination 9.445 ns + Shortest register " "Info: + Shortest clock path from clock \"ST_CH\" to destination register is 9.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_87 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 8; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.366 ns) 3.204 ns P2~707 2 COMB LCCOMB_X19_Y9_N16 20 " "Info: 2: + IC(1.903 ns) + CELL(0.366 ns) = 3.204 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.269 ns" { ST_CH P2~707 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.650 ns) 4.286 ns comb~683 3 COMB LCCOMB_X19_Y9_N28 1 " "Info: 3: + IC(0.432 ns) + CELL(0.650 ns) = 4.286 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 1; COMB Node = 'comb~683'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.082 ns" { P2~707 comb~683 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.853 ns DR\[15\] 4 REG LCCOMB_X19_Y9_N6 1 " "Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 4.853 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 1; REG Node = 'DR\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.567 ns" { comb~683 DR[15] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 5.447 ns P3~40 5 COMB LCCOMB_X19_Y9_N14 3 " "Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 5.447 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 3; COMB Node = 'P3~40'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.594 ns" { DR[15] P3~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.370 ns) 6.431 ns Mux0~56 6 COMB LCCOMB_X18_Y9_N10 1 " "Info: 6: + IC(0.614 ns) + CELL(0.370 ns) = 6.431 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.984 ns" { P3~40 Mux0~56 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.650 ns) 7.481 ns Mux0~64 7 COMB LCCOMB_X18_Y9_N8 2 " "Info: 7: + IC(0.400 ns) + CELL(0.650 ns) = 7.481 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Mux0~56 Mux0~64 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.580 ns) 8.435 ns comb~2 8 COMB LCCOMB_X18_Y9_N14 1 " "Info: 8: + IC(0.374 ns) + CELL(0.580 ns) = 8.435 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.954 ns" { Mux0~64 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 9.445 ns LADD\[0\] 9 REG LCCOMB_X17_Y9_N28 13 " "Info: 9: + IC(0.640 ns) + CELL(0.370 ns) = 9.445 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { comb~2 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.333 ns ( 45.88 % ) " "Info: Total cell delay = 4.333 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.112 ns ( 54.12 % ) " "Info: Total interconnect delay = 5.112 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.445 ns" { ST_CH P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.445 ns" { ST_CH ST_CH~combout P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 1.903ns 0.432ns 0.361ns 0.388ns 0.614ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.366ns 0.650ns 0.206ns 0.206ns 0.370ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ST_CH source 15.747 ns - Longest register " "Info: - Longest clock path from clock \"ST_CH\" to source register is 15.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_87 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 8; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.293 ns) + CELL(0.624 ns) 3.852 ns P2~712 2 COMB LCCOMB_X18_Y8_N0 20 " "Info: 2: + IC(2.293 ns) + CELL(0.624 ns) = 3.852 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.917 ns" { ST_CH P2~712 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.537 ns) 5.821 ns comb~677 3 COMB LCCOMB_X18_Y11_N24 3 " "Info: 3: + IC(1.432 ns) + CELL(0.537 ns) = 5.821 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.969 ns" { P2~712 comb~677 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.650 ns) 7.625 ns comb~678 4 COMB LCCOMB_X18_Y13_N22 1 " "Info: 4: + IC(1.154 ns) + CELL(0.650 ns) = 7.625 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.804 ns" { comb~677 comb~678 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 8.207 ns UR\[13\] 5 REG LCCOMB_X18_Y13_N14 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 8.207 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.582 ns" { comb~678 UR[13] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.319 ns) 8.919 ns P3~34 6 COMB LCCOMB_X18_Y13_N26 2 " "Info: 6: + IC(0.393 ns) + CELL(0.319 ns) = 8.919 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.712 ns" { UR[13] P3~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.615 ns) 11.072 ns Mux0~55 7 COMB LCCOMB_X16_Y9_N8 1 " "Info: 7: + IC(1.538 ns) + CELL(0.615 ns) = 11.072 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.153 ns" { P3~34 Mux0~55 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.624 ns) 12.733 ns Mux0~56 8 COMB LCCOMB_X18_Y9_N10 1 " "Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.733 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.661 ns" { Mux0~55 Mux0~56 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.650 ns) 13.783 ns Mux0~64 9 COMB LCCOMB_X18_Y9_N8 2 " "Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.783 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Mux0~56 Mux0~64 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.580 ns) 14.737 ns comb~2 10 COMB LCCOMB_X18_Y9_N14 1 " "Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.737 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.954 ns" { Mux0~64 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 15.747 ns LADD\[0\] 11 REG LCCOMB_X17_Y9_N28 13 " "Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.747 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { comb~2 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.110 ns ( 38.80 % ) " "Info: Total cell delay = 6.110 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.637 ns ( 61.20 % ) " "Info: Total interconnect delay = 9.637 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.747 ns" { ST_CH P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.747 ns" { ST_CH ST_CH~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.293ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.624ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.445 ns" { ST_CH P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.445 ns" { ST_CH ST_CH~combout P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 1.903ns 0.432ns 0.361ns 0.388ns 0.614ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.366ns 0.650ns 0.206ns 0.206ns 0.370ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.747 ns" { ST_CH P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.747 ns" { ST_CH ST_CH~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.293ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.624ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.449 ns + " "Info: + Micro setup delay of destination is 1.449 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } { 0.000ns 1.115ns 1.049ns 0.373ns 0.359ns 0.371ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.445 ns" { ST_CH P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.445 ns" { ST_CH ST_CH~combout P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 1.903ns 0.432ns 0.361ns 0.388ns 0.614ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.366ns 0.650ns 0.206ns 0.206ns 0.370ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.747 ns" { ST_CH P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.747 ns" { ST_CH ST_CH~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.293ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.624ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DOWNIN register LADD\[0\] register LADD\[0\] 90.72 MHz 11.023 ns Internal " "Info: Clock \"DOWNIN\" has Internal fmax of 90.72 MHz between source register \"LADD\[0\]\" and destination register \"LADD\[0\]\" (period= 11.023 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.297 ns + Longest register register " "Info: + Longest register to register delay is 4.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LADD\[0\] 1 REG LCCOMB_X17_Y9_N28 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.206 ns) 1.321 ns P3~42 2 COMB LCCOMB_X21_Y9_N18 1 " "Info: 2: + IC(1.115 ns) + CELL(0.206 ns) = 1.321 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 1; COMB Node = 'P3~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.321 ns" { LADD[0] P3~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.206 ns) 2.576 ns Mux1~1108 3 COMB LCCOMB_X17_Y9_N18 1 " "Info: 3: + IC(1.049 ns) + CELL(0.206 ns) = 2.576 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'Mux1~1108'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.255 ns" { P3~42 Mux1~1108 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 3.155 ns Mux1~1114 4 COMB LCCOMB_X17_Y9_N0 1 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 3.155 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'Mux1~1114'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.579 ns" { Mux1~1108 Mux1~1114 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 3.720 ns Mux1~1122 5 COMB LCCOMB_X17_Y9_N6 1 " "Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 3.720 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux1~1114 Mux1~1122 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 4.297 ns LADD\[0\] 6 REG LCCOMB_X17_Y9_N28 13 " "Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 4.297 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.577 ns" { Mux1~1122 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.030 ns ( 23.97 % ) " "Info: Total cell delay = 1.030 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.267 ns ( 76.03 % ) " "Info: Total interconnect delay = 3.267 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } { 0.000ns 1.115ns 1.049ns 0.373ns 0.359ns 0.371ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.277 ns - Smallest " "Info: - Smallest clock skew is -5.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DOWNIN destination 10.262 ns + Shortest register " "Info: + Shortest clock path from clock \"DOWNIN\" to destination register is 10.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns DOWNIN 1 CLK PIN_75 4 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 4; CLK Node = 'DOWNIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DOWNIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.442 ns) + CELL(0.624 ns) 4.021 ns P2~707 2 COMB LCCOMB_X19_Y9_N16 20 " "Info: 2: + IC(2.442 ns) + CELL(0.624 ns) = 4.021 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.066 ns" { DOWNIN P2~707 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.650 ns) 5.103 ns comb~683 3 COMB LCCOMB_X19_Y9_N28 1 " "Info: 3: + IC(0.432 ns) + CELL(0.650 ns) = 5.103 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 1; COMB Node = 'comb~683'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.082 ns" { P2~707 comb~683 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 5.670 ns DR\[15\] 4 REG LCCOMB_X19_Y9_N6 1 " "Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 5.670 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 1; REG Node = 'DR\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.567 ns" { comb~683 DR[15] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 6.264 ns P3~40 5 COMB LCCOMB_X19_Y9_N14 3 " "Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 6.264 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 3; COMB Node = 'P3~40'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.594 ns" { DR[15] P3~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.370 ns) 7.248 ns Mux0~56 6 COMB LCCOMB_X18_Y9_N10 1 " "Info: 6: + IC(0.614 ns) + CELL(0.370 ns) = 7.248 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.984 ns" { P3~40 Mux0~56 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.650 ns) 8.298 ns Mux0~64 7 COMB LCCOMB_X18_Y9_N8 2 " "Info: 7: + IC(0.400 ns) + CELL(0.650 ns) = 8.298 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Mux0~56 Mux0~64 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.580 ns) 9.252 ns comb~2 8 COMB LCCOMB_X18_Y9_N14 1 " "Info: 8: + IC(0.374 ns) + CELL(0.580 ns) = 9.252 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.954 ns" { Mux0~64 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 10.262 ns LADD\[0\] 9 REG LCCOMB_X17_Y9_N28 13 " "Info: 9: + IC(0.640 ns) + CELL(0.370 ns) = 10.262 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { comb~2 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.611 ns ( 44.93 % ) " "Info: Total cell delay = 4.611 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.651 ns ( 55.07 % ) " "Info: Total interconnect delay = 5.651 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.262 ns" { DOWNIN P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.262 ns" { DOWNIN DOWNIN~combout P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.442ns 0.432ns 0.361ns 0.388ns 0.614ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.955ns 0.624ns 0.650ns 0.206ns 0.206ns 0.370ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DOWNIN source 15.539 ns - Longest register " "Info: - Longest clock path from clock \"DOWNIN\" to source register is 15.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns DOWNIN 1 CLK PIN_75 4 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 4; CLK Node = 'DOWNIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DOWNIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.442 ns) + CELL(0.624 ns) 4.021 ns P2~707 2 COMB LCCOMB_X19_Y9_N16 20 " "Info: 2: + IC(2.442 ns) + CELL(0.624 ns) = 4.021 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.066 ns" { DOWNIN P2~707 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.370 ns) 5.593 ns comb~674 3 COMB LCCOMB_X18_Y13_N24 3 " "Info: 3: + IC(1.202 ns) + CELL(0.370 ns) = 5.593 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 3; COMB Node = 'comb~674'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.572 ns" { P2~707 comb~674 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.651 ns) 7.558 ns comb~680 4 COMB LCCOMB_X18_Y11_N2 1 " "Info: 4: + IC(1.314 ns) + CELL(0.651 ns) = 7.558 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 1; COMB Node = 'comb~680'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.965 ns" { comb~674 comb~680 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 8.126 ns DR\[5\] 5 REG LCCOMB_X18_Y11_N28 2 " "Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 8.126 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 2; REG Node = 'DR\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.568 ns" { comb~680 DR[5] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 8.713 ns P3~10 6 COMB LCCOMB_X18_Y11_N16 4 " "Info: 6: + IC(0.381 ns) + CELL(0.206 ns) = 8.713 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 4; COMB Node = 'P3~10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.587 ns" { DR[5] P3~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.615 ns) 10.864 ns Mux0~55 7 COMB LCCOMB_X16_Y9_N8 1 " "Info: 7: + IC(1.536 ns) + CELL(0.615 ns) = 10.864 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.151 ns" { P3~10 Mux0~55 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.624 ns) 12.525 ns Mux0~56 8 COMB LCCOMB_X18_Y9_N10 1 " "Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.525 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.661 ns" { Mux0~55 Mux0~56 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.650 ns) 13.575 ns Mux0~64 9 COMB LCCOMB_X18_Y9_N8 2 " "Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.575 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Mux0~56 Mux0~64 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.580 ns) 14.529 ns comb~2 10 COMB LCCOMB_X18_Y9_N14 1 " "Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.529 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.954 ns" { Mux0~64 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 15.539 ns LADD\[0\] 11 REG LCCOMB_X17_Y9_N28 13 " "Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.539 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { comb~2 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.851 ns ( 37.65 % ) " "Info: Total cell delay = 5.851 ns ( 37.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.688 ns ( 62.35 % ) " "Info: Total interconnect delay = 9.688 ns ( 62.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.539 ns" { DOWNIN P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.539 ns" { DOWNIN DOWNIN~combout P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.442ns 1.202ns 1.314ns 0.362ns 0.381ns 1.536ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.955ns 0.624ns 0.370ns 0.651ns 0.206ns 0.206ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.262 ns" { DOWNIN P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.262 ns" { DOWNIN DOWNIN~combout P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.442ns 0.432ns 0.361ns 0.388ns 0.614ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.955ns 0.624ns 0.650ns 0.206ns 0.206ns 0.370ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.539 ns" { DOWNIN P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.539 ns" { DOWNIN DOWNIN~combout P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.442ns 1.202ns 1.314ns 0.362ns 0.381ns 1.536ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.955ns 0.624ns 0.370ns 0.651ns 0.206ns 0.206ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.449 ns + " "Info: + Micro setup delay of destination is 1.449 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.297 ns" { LADD[0] P3~42 Mux1~1108 Mux1~1114 Mux1~1122 LADD[0] } { 0.000ns 1.115ns 1.049ns 0.373ns 0.359ns 0.371ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.262 ns" { DOWNIN P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.262 ns" { DOWNIN DOWNIN~combout P2~707 comb~683 DR[15] P3~40 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.442ns 0.432ns 0.361ns 0.388ns 0.614ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.955ns 0.624ns 0.650ns 0.206ns 0.206ns 0.370ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.539 ns" { DOWNIN P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.539 ns" { DOWNIN DOWNIN~combout P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.442ns 1.202ns 1.314ns 0.362ns 0.381ns 1.536ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.955ns 0.624ns 0.370ns 0.651ns 0.206ns 0.206ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLKIN 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLKIN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LIFTOR\[2\] LADD\[0\] CLKIN 15.721 ns " "Info: Found hold time violation between source  pin or register \"LIFTOR\[2\]\" and destination pin or register \"LADD\[0\]\" for clock \"CLKIN\" (Hold time is 15.721 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "18.483 ns + Largest " "Info: + Largest clock skew is 18.483 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 25.363 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to destination register is 25.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns CLKIN 1 CLK PIN_93 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.187 ns) 1.170 ns CLKIN~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.235 ns" { CLKIN CLKIN~clk_delay_ctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.170 ns CLKIN~clkctrl 3 COMB CLKCTRL_G4 5 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN~clk_delay_ctrl CLKIN~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.970 ns) 3.016 ns DIR\[0\] 4 REG LCFF_X19_Y11_N21 28 " "Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.846 ns" { CLKIN~clkctrl DIR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(0.000 ns) 5.325 ns DIR\[0\]~clkctrl 5 COMB CLKCTRL_G1 7 " "Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR\[0\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.309 ns" { DIR[0] DIR[0]~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.970 ns) 7.184 ns LIFTOR\[2\] 6 REG LCFF_X17_Y9_N27 31 " "Info: 6: + IC(0.889 ns) + CELL(0.970 ns) = 7.184 ns; Loc. = LCFF_X17_Y9_N27; Fanout = 31; REG Node = 'LIFTOR\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.859 ns" { DIR[0]~clkctrl LIFTOR[2] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.624 ns) 9.476 ns Add1~137 7 COMB LCCOMB_X19_Y11_N14 3 " "Info: 7: + IC(1.668 ns) + CELL(0.624 ns) = 9.476 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 3; COMB Node = 'Add1~137'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.292 ns" { LIFTOR[2] Add1~137 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 10.234 ns P2~709 8 COMB LCCOMB_X19_Y11_N2 1 " "Info: 8: + IC(0.388 ns) + CELL(0.370 ns) = 10.234 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 1; COMB Node = 'P2~709'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.758 ns" { Add1~137 P2~709 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.624 ns) 11.222 ns P2~710 9 COMB LCCOMB_X19_Y11_N16 1 " "Info: 9: + IC(0.364 ns) + CELL(0.624 ns) = 11.222 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 1; COMB Node = 'P2~710'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.988 ns" { P2~709 P2~710 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 11.975 ns P2~711 10 COMB LCCOMB_X19_Y11_N10 4 " "Info: 10: + IC(0.383 ns) + CELL(0.370 ns) = 11.975 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 4; COMB Node = 'P2~711'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.753 ns" { P2~710 P2~711 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.366 ns) 13.468 ns P2~712 11 COMB LCCOMB_X18_Y8_N0 20 " "Info: 11: + IC(1.127 ns) + CELL(0.366 ns) = 13.468 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.493 ns" { P2~711 P2~712 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.537 ns) 15.437 ns comb~677 12 COMB LCCOMB_X18_Y11_N24 3 " "Info: 12: + IC(1.432 ns) + CELL(0.537 ns) = 15.437 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.969 ns" { P2~712 comb~677 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.650 ns) 17.241 ns comb~678 13 COMB LCCOMB_X18_Y13_N22 1 " "Info: 13: + IC(1.154 ns) + CELL(0.650 ns) = 17.241 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.804 ns" { comb~677 comb~678 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 17.823 ns UR\[13\] 14 REG LCCOMB_X18_Y13_N14 2 " "Info: 14: + IC(0.376 ns) + CELL(0.206 ns) = 17.823 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.582 ns" { comb~678 UR[13] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.319 ns) 18.535 ns P3~34 15 COMB LCCOMB_X18_Y13_N26 2 " "Info: 15: + IC(0.393 ns) + CELL(0.319 ns) = 18.535 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.712 ns" { UR[13] P3~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.615 ns) 20.688 ns Mux0~55 16 COMB LCCOMB_X16_Y9_N8 1 " "Info: 16: + IC(1.538 ns) + CELL(0.615 ns) = 20.688 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.153 ns" { P3~34 Mux0~55 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.624 ns) 22.349 ns Mux0~56 17 COMB LCCOMB_X18_Y9_N10 1 " "Info: 17: + IC(1.037 ns) + CELL(0.624 ns) = 22.349 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.661 ns" { Mux0~55 Mux0~56 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.650 ns) 23.399 ns Mux0~64 18 COMB LCCOMB_X18_Y9_N8 2 " "Info: 18: + IC(0.400 ns) + CELL(0.650 ns) = 23.399 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Mux0~56 Mux0~64 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.580 ns) 24.353 ns comb~2 19 COMB LCCOMB_X18_Y9_N14 1 " "Info: 19: + IC(0.374 ns) + CELL(0.580 ns) = 24.353 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.954 ns" { Mux0~64 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 25.363 ns LADD\[0\] 20 REG LCCOMB_X17_Y9_N28 13 " "Info: 20: + IC(0.640 ns) + CELL(0.370 ns) = 25.363 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { comb~2 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.967 ns ( 39.30 % ) " "Info: Total cell delay = 9.967 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.396 ns ( 60.70 % ) " "Info: Total interconnect delay = 15.396 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "25.363 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "25.363 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns 1.668ns 0.388ns 0.364ns 0.383ns 1.127ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.970ns 0.624ns 0.370ns 0.624ns 0.370ns 0.366ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 6.880 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKIN\" to source register is 6.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns CLKIN 1 CLK PIN_93 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.187 ns) 1.170 ns CLKIN~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.235 ns" { CLKIN CLKIN~clk_delay_ctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.170 ns CLKIN~clkctrl 3 COMB CLKCTRL_G4 5 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN~clk_delay_ctrl CLKIN~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.970 ns) 3.016 ns DIR\[0\] 4 REG LCFF_X19_Y11_N21 28 " "Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.846 ns" { CLKIN~clkctrl DIR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(0.000 ns) 5.325 ns DIR\[0\]~clkctrl 5 COMB CLKCTRL_G1 7 " "Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR\[0\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.309 ns" { DIR[0] DIR[0]~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 6.880 ns LIFTOR\[2\] 6 REG LCFF_X17_Y9_N27 31 " "Info: 6: + IC(0.889 ns) + CELL(0.666 ns) = 6.880 ns; Loc. = LCFF_X17_Y9_N27; Fanout = 31; REG Node = 'LIFTOR\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.555 ns" { DIR[0]~clkctrl LIFTOR[2] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 40.09 % ) " "Info: Total cell delay = 2.758 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.122 ns ( 59.91 % ) " "Info: Total interconnect delay = 4.122 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.880 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.880 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "25.363 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "25.363 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns 1.668ns 0.388ns 0.364ns 0.383ns 1.127ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.970ns 0.624ns 0.370ns 0.624ns 0.370ns 0.366ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.880 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.880 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.458 ns - Shortest register register " "Info: - Shortest register to register delay is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LIFTOR\[2\] 1 REG LCFF_X17_Y9_N27 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N27; Fanout = 31; REG Node = 'LIFTOR\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LIFTOR[2] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.616 ns) 1.136 ns Mux1~1106 2 COMB LCCOMB_X17_Y9_N14 1 " "Info: 2: + IC(0.520 ns) + CELL(0.616 ns) = 1.136 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'Mux1~1106'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.136 ns" { LIFTOR[2] Mux1~1106 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 1.881 ns Mux1~1122 3 COMB LCCOMB_X17_Y9_N6 1 " "Info: 3: + IC(0.375 ns) + CELL(0.370 ns) = 1.881 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.745 ns" { Mux1~1106 Mux1~1122 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 2.458 ns LADD\[0\] 4 REG LCCOMB_X17_Y9_N28 13 " "Info: 4: + IC(0.371 ns) + CELL(0.206 ns) = 2.458 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.577 ns" { Mux1~1122 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.192 ns ( 48.49 % ) " "Info: Total cell delay = 1.192 ns ( 48.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 51.51 % ) " "Info: Total interconnect delay = 1.266 ns ( 51.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.458 ns" { LIFTOR[2] Mux1~1106 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.458 ns" { LIFTOR[2] Mux1~1106 Mux1~1122 LADD[0] } { 0.000ns 0.520ns 0.375ns 0.371ns } { 0.000ns 0.616ns 0.370ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "25.363 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "25.363 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns 1.668ns 0.388ns 0.364ns 0.383ns 1.127ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.970ns 0.624ns 0.370ns 0.624ns 0.370ns 0.366ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.880 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.880 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.458 ns" { LIFTOR[2] Mux1~1106 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.458 ns" { LIFTOR[2] Mux1~1106 Mux1~1122 LADD[0] } { 0.000ns 0.520ns 0.375ns 0.371ns } { 0.000ns 0.616ns 0.370ns 0.206ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "UPIN 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"UPIN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "UR\[16\] LADD\[0\] UPIN 5.639 ns " "Info: Found hold time violation between source  pin or register \"UR\[16\]\" and destination pin or register \"LADD\[0\]\" for clock \"UPIN\" (Hold time is 5.639 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.579 ns + Largest " "Info: + Largest clock skew is 9.579 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UPIN destination 15.343 ns + Longest register " "Info: + Longest clock path from clock \"UPIN\" to destination register is 15.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns UPIN 1 CLK PIN_92 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_92; Fanout = 4; CLK Node = 'UPIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { UPIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.206 ns) 3.448 ns P2~712 2 COMB LCCOMB_X18_Y8_N0 20 " "Info: 2: + IC(2.307 ns) + CELL(0.206 ns) = 3.448 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.513 ns" { UPIN P2~712 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.537 ns) 5.417 ns comb~677 3 COMB LCCOMB_X18_Y11_N24 3 " "Info: 3: + IC(1.432 ns) + CELL(0.537 ns) = 5.417 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.969 ns" { P2~712 comb~677 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.650 ns) 7.221 ns comb~678 4 COMB LCCOMB_X18_Y13_N22 1 " "Info: 4: + IC(1.154 ns) + CELL(0.650 ns) = 7.221 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.804 ns" { comb~677 comb~678 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 7.803 ns UR\[13\] 5 REG LCCOMB_X18_Y13_N14 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 7.803 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.582 ns" { comb~678 UR[13] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.319 ns) 8.515 ns P3~34 6 COMB LCCOMB_X18_Y13_N26 2 " "Info: 6: + IC(0.393 ns) + CELL(0.319 ns) = 8.515 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.712 ns" { UR[13] P3~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.615 ns) 10.668 ns Mux0~55 7 COMB LCCOMB_X16_Y9_N8 1 " "Info: 7: + IC(1.538 ns) + CELL(0.615 ns) = 10.668 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.153 ns" { P3~34 Mux0~55 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.624 ns) 12.329 ns Mux0~56 8 COMB LCCOMB_X18_Y9_N10 1 " "Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.329 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.661 ns" { Mux0~55 Mux0~56 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.650 ns) 13.379 ns Mux0~64 9 COMB LCCOMB_X18_Y9_N8 2 " "Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.379 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Mux0~56 Mux0~64 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.580 ns) 14.333 ns comb~2 10 COMB LCCOMB_X18_Y9_N14 1 " "Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.333 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.954 ns" { Mux0~64 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 15.343 ns LADD\[0\] 11 REG LCCOMB_X17_Y9_N28 13 " "Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.343 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { comb~2 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.692 ns ( 37.10 % ) " "Info: Total cell delay = 5.692 ns ( 37.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.651 ns ( 62.90 % ) " "Info: Total interconnect delay = 9.651 ns ( 62.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.343 ns" { UPIN P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.343 ns" { UPIN UPIN~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.307ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.206ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UPIN source 5.764 ns - Shortest register " "Info: - Shortest clock path from clock \"UPIN\" to source register is 5.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns UPIN 1 CLK PIN_92 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_92; Fanout = 4; CLK Node = 'UPIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { UPIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.206 ns) 3.448 ns P2~712 2 COMB LCCOMB_X18_Y8_N0 20 " "Info: 2: + IC(2.307 ns) + CELL(0.206 ns) = 3.448 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.513 ns" { UPIN P2~712 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.624 ns) 5.198 ns comb~721 3 COMB LCCOMB_X21_Y9_N10 1 " "Info: 3: + IC(1.126 ns) + CELL(0.624 ns) = 5.198 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 1; COMB Node = 'comb~721'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.750 ns" { P2~712 comb~721 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 5.764 ns UR\[16\] 4 REG LCCOMB_X21_Y9_N26 1 " "Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 5.764 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; REG Node = 'UR\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.566 ns" { comb~721 UR[16] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.971 ns ( 34.20 % ) " "Info: Total cell delay = 1.971 ns ( 34.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.793 ns ( 65.80 % ) " "Info: Total interconnect delay = 3.793 ns ( 65.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.764 ns" { UPIN P2~712 comb~721 UR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.764 ns" { UPIN UPIN~combout P2~712 comb~721 UR[16] } { 0.000ns 0.000ns 2.307ns 1.126ns 0.360ns } { 0.000ns 0.935ns 0.206ns 0.624ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.343 ns" { UPIN P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.343 ns" { UPIN UPIN~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.307ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.206ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.764 ns" { UPIN P2~712 comb~721 UR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.764 ns" { UPIN UPIN~combout P2~712 comb~721 UR[16] } { 0.000ns 0.000ns 2.307ns 1.126ns 0.360ns } { 0.000ns 0.935ns 0.206ns 0.624ns 0.206ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.940 ns - Shortest register register " "Info: - Shortest register to register delay is 3.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UR\[16\] 1 REG LCCOMB_X21_Y9_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; REG Node = 'UR\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { UR[16] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 0.590 ns P3~43 2 COMB LCCOMB_X21_Y9_N16 4 " "Info: 2: + IC(0.384 ns) + CELL(0.206 ns) = 0.590 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 4; COMB Node = 'P3~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.590 ns" { UR[16] P3~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.366 ns) 1.360 ns P3~1178 3 COMB LCCOMB_X21_Y9_N6 1 " "Info: 3: + IC(0.404 ns) + CELL(0.366 ns) = 1.360 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 1; COMB Node = 'P3~1178'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.770 ns" { P3~43 P3~1178 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 2.618 ns Mux1~1106 4 COMB LCCOMB_X17_Y9_N14 1 " "Info: 4: + IC(1.052 ns) + CELL(0.206 ns) = 2.618 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'Mux1~1106'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.258 ns" { P3~1178 Mux1~1106 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 3.363 ns Mux1~1122 5 COMB LCCOMB_X17_Y9_N6 1 " "Info: 5: + IC(0.375 ns) + CELL(0.370 ns) = 3.363 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.745 ns" { Mux1~1106 Mux1~1122 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.940 ns LADD\[0\] 6 REG LCCOMB_X17_Y9_N28 13 " "Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 3.940 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.577 ns" { Mux1~1122 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.354 ns ( 34.37 % ) " "Info: Total cell delay = 1.354 ns ( 34.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.586 ns ( 65.63 % ) " "Info: Total interconnect delay = 2.586 ns ( 65.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.940 ns" { UR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.940 ns" { UR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } { 0.000ns 0.384ns 0.404ns 1.052ns 0.375ns 0.371ns } { 0.000ns 0.206ns 0.366ns 0.206ns 0.370ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.343 ns" { UPIN P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.343 ns" { UPIN UPIN~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.307ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.206ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.764 ns" { UPIN P2~712 comb~721 UR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.764 ns" { UPIN UPIN~combout P2~712 comb~721 UR[16] } { 0.000ns 0.000ns 2.307ns 1.126ns 0.360ns } { 0.000ns 0.935ns 0.206ns 0.624ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.940 ns" { UR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.940 ns" { UR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } { 0.000ns 0.384ns 0.404ns 1.052ns 0.375ns 0.371ns } { 0.000ns 0.206ns 0.366ns 0.206ns 0.370ns 0.206ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "ST_CH 33 " "Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock \"ST_CH\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DR\[16\] LADD\[0\] ST_CH 6.502 ns " "Info: Found hold time violation between source  pin or register \"DR\[16\]\" and destination pin or register \"LADD\[0\]\" for clock \"ST_CH\" (Hold time is 6.502 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.552 ns + Largest " "Info: + Largest clock skew is 10.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ST_CH destination 15.747 ns + Longest register " "Info: + Longest clock path from clock \"ST_CH\" to destination register is 15.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_87 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 8; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.293 ns) + CELL(0.624 ns) 3.852 ns P2~712 2 COMB LCCOMB_X18_Y8_N0 20 " "Info: 2: + IC(2.293 ns) + CELL(0.624 ns) = 3.852 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.917 ns" { ST_CH P2~712 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.537 ns) 5.821 ns comb~677 3 COMB LCCOMB_X18_Y11_N24 3 " "Info: 3: + IC(1.432 ns) + CELL(0.537 ns) = 5.821 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.969 ns" { P2~712 comb~677 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.650 ns) 7.625 ns comb~678 4 COMB LCCOMB_X18_Y13_N22 1 " "Info: 4: + IC(1.154 ns) + CELL(0.650 ns) = 7.625 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.804 ns" { comb~677 comb~678 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 8.207 ns UR\[13\] 5 REG LCCOMB_X18_Y13_N14 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 8.207 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.582 ns" { comb~678 UR[13] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.319 ns) 8.919 ns P3~34 6 COMB LCCOMB_X18_Y13_N26 2 " "Info: 6: + IC(0.393 ns) + CELL(0.319 ns) = 8.919 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.712 ns" { UR[13] P3~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.615 ns) 11.072 ns Mux0~55 7 COMB LCCOMB_X16_Y9_N8 1 " "Info: 7: + IC(1.538 ns) + CELL(0.615 ns) = 11.072 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.153 ns" { P3~34 Mux0~55 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.624 ns) 12.733 ns Mux0~56 8 COMB LCCOMB_X18_Y9_N10 1 " "Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.733 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.661 ns" { Mux0~55 Mux0~56 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.650 ns) 13.783 ns Mux0~64 9 COMB LCCOMB_X18_Y9_N8 2 " "Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.783 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Mux0~56 Mux0~64 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.580 ns) 14.737 ns comb~2 10 COMB LCCOMB_X18_Y9_N14 1 " "Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.737 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.954 ns" { Mux0~64 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 15.747 ns LADD\[0\] 11 REG LCCOMB_X17_Y9_N28 13 " "Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.747 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { comb~2 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.110 ns ( 38.80 % ) " "Info: Total cell delay = 6.110 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.637 ns ( 61.20 % ) " "Info: Total interconnect delay = 9.637 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.747 ns" { ST_CH P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.747 ns" { ST_CH ST_CH~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.293ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.624ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ST_CH source 5.195 ns - Shortest register " "Info: - Shortest clock path from clock \"ST_CH\" to source register is 5.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_87 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 8; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.366 ns) 3.204 ns P2~707 2 COMB LCCOMB_X19_Y9_N16 20 " "Info: 2: + IC(1.903 ns) + CELL(0.366 ns) = 3.204 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.269 ns" { ST_CH P2~707 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.370 ns) 3.982 ns comb~720 3 COMB LCCOMB_X19_Y9_N18 1 " "Info: 3: + IC(0.408 ns) + CELL(0.370 ns) = 3.982 ns; Loc. = LCCOMB_X19_Y9_N18; Fanout = 1; COMB Node = 'comb~720'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.778 ns" { P2~707 comb~720 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 5.195 ns DR\[16\] 4 REG LCCOMB_X21_Y9_N8 1 " "Info: 4: + IC(1.007 ns) + CELL(0.206 ns) = 5.195 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; REG Node = 'DR\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.213 ns" { comb~720 DR[16] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 36.13 % ) " "Info: Total cell delay = 1.877 ns ( 36.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.318 ns ( 63.87 % ) " "Info: Total interconnect delay = 3.318 ns ( 63.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.195 ns" { ST_CH P2~707 comb~720 DR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.195 ns" { ST_CH ST_CH~combout P2~707 comb~720 DR[16] } { 0.000ns 0.000ns 1.903ns 0.408ns 1.007ns } { 0.000ns 0.935ns 0.366ns 0.370ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.747 ns" { ST_CH P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.747 ns" { ST_CH ST_CH~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.293ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.624ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.195 ns" { ST_CH P2~707 comb~720 DR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.195 ns" { ST_CH ST_CH~combout P2~707 comb~720 DR[16] } { 0.000ns 0.000ns 1.903ns 0.408ns 1.007ns } { 0.000ns 0.935ns 0.366ns 0.370ns 0.206ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.050 ns - Shortest register register " "Info: - Shortest register to register delay is 4.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DR\[16\] 1 REG LCCOMB_X21_Y9_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; REG Node = 'DR\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DR[16] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.319 ns) 0.700 ns P3~43 2 COMB LCCOMB_X21_Y9_N16 4 " "Info: 2: + IC(0.381 ns) + CELL(0.319 ns) = 0.700 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 4; COMB Node = 'P3~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { DR[16] P3~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.366 ns) 1.470 ns P3~1178 3 COMB LCCOMB_X21_Y9_N6 1 " "Info: 3: + IC(0.404 ns) + CELL(0.366 ns) = 1.470 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 1; COMB Node = 'P3~1178'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.770 ns" { P3~43 P3~1178 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 2.728 ns Mux1~1106 4 COMB LCCOMB_X17_Y9_N14 1 " "Info: 4: + IC(1.052 ns) + CELL(0.206 ns) = 2.728 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'Mux1~1106'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.258 ns" { P3~1178 Mux1~1106 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 3.473 ns Mux1~1122 5 COMB LCCOMB_X17_Y9_N6 1 " "Info: 5: + IC(0.375 ns) + CELL(0.370 ns) = 3.473 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.745 ns" { Mux1~1106 Mux1~1122 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 4.050 ns LADD\[0\] 6 REG LCCOMB_X17_Y9_N28 13 " "Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 4.050 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.577 ns" { Mux1~1122 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.467 ns ( 36.22 % ) " "Info: Total cell delay = 1.467 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.583 ns ( 63.78 % ) " "Info: Total interconnect delay = 2.583 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.050 ns" { DR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.050 ns" { DR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } { 0.000ns 0.381ns 0.404ns 1.052ns 0.375ns 0.371ns } { 0.000ns 0.319ns 0.366ns 0.206ns 0.370ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.747 ns" { ST_CH P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.747 ns" { ST_CH ST_CH~combout P2~712 comb~677 comb~678 UR[13] P3~34 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.293ns 1.432ns 1.154ns 0.376ns 0.393ns 1.538ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.935ns 0.624ns 0.537ns 0.650ns 0.206ns 0.319ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.195 ns" { ST_CH P2~707 comb~720 DR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.195 ns" { ST_CH ST_CH~combout P2~707 comb~720 DR[16] } { 0.000ns 0.000ns 1.903ns 0.408ns 1.007ns } { 0.000ns 0.935ns 0.366ns 0.370ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.050 ns" { DR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.050 ns" { DR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } { 0.000ns 0.381ns 0.404ns 1.052ns 0.375ns 0.371ns } { 0.000ns 0.319ns 0.366ns 0.206ns 0.370ns 0.206ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "DOWNIN 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"DOWNIN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DR\[16\] LADD\[0\] DOWNIN 5.477 ns " "Info: Found hold time violation between source  pin or register \"DR\[16\]\" and destination pin or register \"LADD\[0\]\" for clock \"DOWNIN\" (Hold time is 5.477 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.527 ns + Largest " "Info: + Largest clock skew is 9.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DOWNIN destination 15.539 ns + Longest register " "Info: + Longest clock path from clock \"DOWNIN\" to destination register is 15.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns DOWNIN 1 CLK PIN_75 4 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 4; CLK Node = 'DOWNIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DOWNIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.442 ns) + CELL(0.624 ns) 4.021 ns P2~707 2 COMB LCCOMB_X19_Y9_N16 20 " "Info: 2: + IC(2.442 ns) + CELL(0.624 ns) = 4.021 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.066 ns" { DOWNIN P2~707 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.370 ns) 5.593 ns comb~674 3 COMB LCCOMB_X18_Y13_N24 3 " "Info: 3: + IC(1.202 ns) + CELL(0.370 ns) = 5.593 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 3; COMB Node = 'comb~674'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.572 ns" { P2~707 comb~674 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.651 ns) 7.558 ns comb~680 4 COMB LCCOMB_X18_Y11_N2 1 " "Info: 4: + IC(1.314 ns) + CELL(0.651 ns) = 7.558 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 1; COMB Node = 'comb~680'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.965 ns" { comb~674 comb~680 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 8.126 ns DR\[5\] 5 REG LCCOMB_X18_Y11_N28 2 " "Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 8.126 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 2; REG Node = 'DR\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.568 ns" { comb~680 DR[5] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 8.713 ns P3~10 6 COMB LCCOMB_X18_Y11_N16 4 " "Info: 6: + IC(0.381 ns) + CELL(0.206 ns) = 8.713 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 4; COMB Node = 'P3~10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.587 ns" { DR[5] P3~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.615 ns) 10.864 ns Mux0~55 7 COMB LCCOMB_X16_Y9_N8 1 " "Info: 7: + IC(1.536 ns) + CELL(0.615 ns) = 10.864 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.151 ns" { P3~10 Mux0~55 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.624 ns) 12.525 ns Mux0~56 8 COMB LCCOMB_X18_Y9_N10 1 " "Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.525 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.661 ns" { Mux0~55 Mux0~56 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.650 ns) 13.575 ns Mux0~64 9 COMB LCCOMB_X18_Y9_N8 2 " "Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.575 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.050 ns" { Mux0~56 Mux0~64 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.580 ns) 14.529 ns comb~2 10 COMB LCCOMB_X18_Y9_N14 1 " "Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.529 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.954 ns" { Mux0~64 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 15.539 ns LADD\[0\] 11 REG LCCOMB_X17_Y9_N28 13 " "Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.539 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.010 ns" { comb~2 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.851 ns ( 37.65 % ) " "Info: Total cell delay = 5.851 ns ( 37.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.688 ns ( 62.35 % ) " "Info: Total interconnect delay = 9.688 ns ( 62.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.539 ns" { DOWNIN P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.539 ns" { DOWNIN DOWNIN~combout P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.442ns 1.202ns 1.314ns 0.362ns 0.381ns 1.536ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.955ns 0.624ns 0.370ns 0.651ns 0.206ns 0.206ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DOWNIN source 6.012 ns - Shortest register " "Info: - Shortest clock path from clock \"DOWNIN\" to source register is 6.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns DOWNIN 1 CLK PIN_75 4 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 4; CLK Node = 'DOWNIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DOWNIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.442 ns) + CELL(0.624 ns) 4.021 ns P2~707 2 COMB LCCOMB_X19_Y9_N16 20 " "Info: 2: + IC(2.442 ns) + CELL(0.624 ns) = 4.021 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.066 ns" { DOWNIN P2~707 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.370 ns) 4.799 ns comb~720 3 COMB LCCOMB_X19_Y9_N18 1 " "Info: 3: + IC(0.408 ns) + CELL(0.370 ns) = 4.799 ns; Loc. = LCCOMB_X19_Y9_N18; Fanout = 1; COMB Node = 'comb~720'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.778 ns" { P2~707 comb~720 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.012 ns DR\[16\] 4 REG LCCOMB_X21_Y9_N8 1 " "Info: 4: + IC(1.007 ns) + CELL(0.206 ns) = 6.012 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; REG Node = 'DR\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.213 ns" { comb~720 DR[16] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.155 ns ( 35.84 % ) " "Info: Total cell delay = 2.155 ns ( 35.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.857 ns ( 64.16 % ) " "Info: Total interconnect delay = 3.857 ns ( 64.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.012 ns" { DOWNIN P2~707 comb~720 DR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.012 ns" { DOWNIN DOWNIN~combout P2~707 comb~720 DR[16] } { 0.000ns 0.000ns 2.442ns 0.408ns 1.007ns } { 0.000ns 0.955ns 0.624ns 0.370ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.539 ns" { DOWNIN P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.539 ns" { DOWNIN DOWNIN~combout P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.442ns 1.202ns 1.314ns 0.362ns 0.381ns 1.536ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.955ns 0.624ns 0.370ns 0.651ns 0.206ns 0.206ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.012 ns" { DOWNIN P2~707 comb~720 DR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.012 ns" { DOWNIN DOWNIN~combout P2~707 comb~720 DR[16] } { 0.000ns 0.000ns 2.442ns 0.408ns 1.007ns } { 0.000ns 0.955ns 0.624ns 0.370ns 0.206ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.050 ns - Shortest register register " "Info: - Shortest register to register delay is 4.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DR\[16\] 1 REG LCCOMB_X21_Y9_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; REG Node = 'DR\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DR[16] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.319 ns) 0.700 ns P3~43 2 COMB LCCOMB_X21_Y9_N16 4 " "Info: 2: + IC(0.381 ns) + CELL(0.319 ns) = 0.700 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 4; COMB Node = 'P3~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { DR[16] P3~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.366 ns) 1.470 ns P3~1178 3 COMB LCCOMB_X21_Y9_N6 1 " "Info: 3: + IC(0.404 ns) + CELL(0.366 ns) = 1.470 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 1; COMB Node = 'P3~1178'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.770 ns" { P3~43 P3~1178 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 2.728 ns Mux1~1106 4 COMB LCCOMB_X17_Y9_N14 1 " "Info: 4: + IC(1.052 ns) + CELL(0.206 ns) = 2.728 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'Mux1~1106'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.258 ns" { P3~1178 Mux1~1106 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 3.473 ns Mux1~1122 5 COMB LCCOMB_X17_Y9_N6 1 " "Info: 5: + IC(0.375 ns) + CELL(0.370 ns) = 3.473 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.745 ns" { Mux1~1106 Mux1~1122 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 4.050 ns LADD\[0\] 6 REG LCCOMB_X17_Y9_N28 13 " "Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 4.050 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.577 ns" { Mux1~1122 LADD[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.467 ns ( 36.22 % ) " "Info: Total cell delay = 1.467 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.583 ns ( 63.78 % ) " "Info: Total interconnect delay = 2.583 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.050 ns" { DR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.050 ns" { DR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } { 0.000ns 0.381ns 0.404ns 1.052ns 0.375ns 0.371ns } { 0.000ns 0.319ns 0.366ns 0.206ns 0.370ns 0.206ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.539 ns" { DOWNIN P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.539 ns" { DOWNIN DOWNIN~combout P2~707 comb~674 comb~680 DR[5] P3~10 Mux0~55 Mux0~56 Mux0~64 comb~2 LADD[0] } { 0.000ns 0.000ns 2.442ns 1.202ns 1.314ns 0.362ns 0.381ns 1.536ns 1.037ns 0.400ns 0.374ns 0.640ns } { 0.000ns 0.955ns 0.624ns 0.370ns 0.651ns 0.206ns 0.206ns 0.615ns 0.624ns 0.650ns 0.580ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.012 ns" { DOWNIN P2~707 comb~720 DR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.012 ns" { DOWNIN DOWNIN~combout P2~707 comb~720 DR[16] } { 0.000ns 0.000ns 2.442ns 0.408ns 1.007ns } { 0.000ns 0.955ns 0.624ns 0.370ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.050 ns" { DR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.050 ns" { DR[16] P3~43 P3~1178 Mux1~1106 Mux1~1122 LADD[0] } { 0.000ns 0.381ns 0.404ns 1.052ns 0.375ns 0.371ns } { 0.000ns 0.319ns 0.366ns 0.206ns 0.370ns 0.206ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DR\[7\] DOWNIN ST_CH 7.408 ns register " "Info: tsu for register \"DR\[7\]\" (data pin = \"DOWNIN\", clock pin = \"ST_CH\") is 7.408 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.468 ns + Longest pin register " "Info: + Longest pin to register delay is 11.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns DOWNIN 1 CLK PIN_75 4 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 4; CLK Node = 'DOWNIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DOWNIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.286 ns) + CELL(0.651 ns) 8.892 ns comb~667 2 COMB LCCOMB_X19_Y9_N22 7 " "Info: 2: + IC(7.286 ns) + CELL(0.651 ns) = 8.892 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 7; COMB Node = 'comb~667'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.937 ns" { DOWNIN comb~667 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.370 ns) 11.468 ns DR\[7\] 3 REG LCCOMB_X17_Y8_N22 1 " "Info: 3: + IC(2.206 ns) + CELL(0.370 ns) = 11.468 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; REG Node = 'DR\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.576 ns" { comb~667 DR[7] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.976 ns ( 17.23 % ) " "Info: Total cell delay = 1.976 ns ( 17.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.492 ns ( 82.77 % ) " "Info: Total interconnect delay = 9.492 ns ( 82.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.468 ns" { DOWNIN comb~667 DR[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.468 ns" { DOWNIN DOWNIN~combout comb~667 DR[7] } { 0.000ns 0.000ns 7.286ns 2.206ns } { 0.000ns 0.955ns 0.651ns 0.370ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.208 ns + " "Info: + Micro setup delay of destination is 1.208 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ST_CH destination 5.268 ns - Shortest register " "Info: - Shortest clock path from clock \"ST_CH\" to destination register is 5.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns ST_CH 1 CLK PIN_87 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 8; CLK Node = 'ST_CH'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ST_CH } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.366 ns) 3.204 ns P2~707 2 COMB LCCOMB_X19_Y9_N16 20 " "Info: 2: + IC(1.903 ns) + CELL(0.366 ns) = 3.204 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.269 ns" { ST_CH P2~707 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.366 ns) 4.694 ns comb~670 3 COMB LCCOMB_X17_Y8_N18 1 " "Info: 3: + IC(1.124 ns) + CELL(0.366 ns) = 4.694 ns; Loc. = LCCOMB_X17_Y8_N18; Fanout = 1; COMB Node = 'comb~670'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.490 ns" { P2~707 comb~670 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 5.268 ns DR\[7\] 4 REG LCCOMB_X17_Y8_N22 1 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 5.268 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; REG Node = 'DR\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.574 ns" { comb~670 DR[7] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.873 ns ( 35.55 % ) " "Info: Total cell delay = 1.873 ns ( 35.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.395 ns ( 64.45 % ) " "Info: Total interconnect delay = 3.395 ns ( 64.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.268 ns" { ST_CH P2~707 comb~670 DR[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.268 ns" { ST_CH ST_CH~combout P2~707 comb~670 DR[7] } { 0.000ns 0.000ns 1.903ns 1.124ns 0.368ns } { 0.000ns 0.935ns 0.366ns 0.366ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.468 ns" { DOWNIN comb~667 DR[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.468 ns" { DOWNIN DOWNIN~combout comb~667 DR[7] } { 0.000ns 0.000ns 7.286ns 2.206ns } { 0.000ns 0.955ns 0.651ns 0.370ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.268 ns" { ST_CH P2~707 comb~670 DR[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.268 ns" { ST_CH ST_CH~combout P2~707 comb~670 DR[7] } { 0.000ns 0.000ns 1.903ns 1.124ns 0.368ns } { 0.000ns 0.935ns 0.366ns 0.366ns 0.206ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLKIN ST_OUT\[1\] LIFTOR\[0\] 15.877 ns register " "Info: tco from clock \"CLKIN\" to destination pin \"ST_OUT\[1\]\" through register \"LIFTOR\[0\]\" is 15.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 6.867 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to source register is 6.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns CLKIN 1 CLK PIN_93 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.187 ns) 1.170 ns CLKIN~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.235 ns" { CLKIN CLKIN~clk_delay_ctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.170 ns CLKIN~clkctrl 3 COMB CLKCTRL_G4 5 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN~clk_delay_ctrl CLKIN~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.970 ns) 3.016 ns DIR\[0\] 4 REG LCFF_X19_Y11_N21 28 " "Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.846 ns" { CLKIN~clkctrl DIR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(0.000 ns) 5.325 ns DIR\[0\]~clkctrl 5 COMB CLKCTRL_G1 7 " "Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR\[0\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.309 ns" { DIR[0] DIR[0]~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 6.867 ns LIFTOR\[0\] 6 REG LCFF_X19_Y11_N7 29 " "Info: 6: + IC(0.876 ns) + CELL(0.666 ns) = 6.867 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 29; REG Node = 'LIFTOR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.542 ns" { DIR[0]~clkctrl LIFTOR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 40.16 % ) " "Info: Total cell delay = 2.758 ns ( 40.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.109 ns ( 59.84 % ) " "Info: Total interconnect delay = 4.109 ns ( 59.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.867 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.867 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[0] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.876ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.706 ns + Longest register pin " "Info: + Longest register to pin delay is 8.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LIFTOR\[0\] 1 REG LCFF_X19_Y11_N7 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 29; REG Node = 'LIFTOR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LIFTOR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.623 ns) 3.433 ns Add1~136 2 COMB LCCOMB_X21_Y13_N22 1 " "Info: 2: + IC(2.810 ns) + CELL(0.623 ns) = 3.433 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 1; COMB Node = 'Add1~136'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.433 ns" { LIFTOR[0] Add1~136 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(3.226 ns) 8.706 ns ST_OUT\[1\] 3 PIN PIN_122 0 " "Info: 3: + IC(2.047 ns) + CELL(3.226 ns) = 8.706 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'ST_OUT\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.273 ns" { Add1~136 ST_OUT[1] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.849 ns ( 44.21 % ) " "Info: Total cell delay = 3.849 ns ( 44.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.857 ns ( 55.79 % ) " "Info: Total interconnect delay = 4.857 ns ( 55.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.706 ns" { LIFTOR[0] Add1~136 ST_OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.706 ns" { LIFTOR[0] Add1~136 ST_OUT[1] } { 0.000ns 2.810ns 2.047ns } { 0.000ns 0.623ns 3.226ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.867 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.867 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[0] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.876ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.706 ns" { LIFTOR[0] Add1~136 ST_OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.706 ns" { LIFTOR[0] Add1~136 ST_OUT[1] } { 0.000ns 2.810ns 2.047ns } { 0.000ns 0.623ns 3.226ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "UR\[16\] UPIN CLKIN 10.217 ns register " "Info: th for register \"UR\[16\]\" (data pin = \"UPIN\", clock pin = \"CLKIN\") is 10.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 15.784 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to destination register is 15.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns CLKIN 1 CLK PIN_93 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.187 ns) 1.170 ns CLKIN~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.235 ns" { CLKIN CLKIN~clk_delay_ctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.170 ns CLKIN~clkctrl 3 COMB CLKCTRL_G4 5 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN~clk_delay_ctrl CLKIN~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.970 ns) 3.016 ns DIR\[0\] 4 REG LCFF_X19_Y11_N21 28 " "Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.846 ns" { CLKIN~clkctrl DIR[0] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(0.000 ns) 5.325 ns DIR\[0\]~clkctrl 5 COMB CLKCTRL_G1 7 " "Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR\[0\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.309 ns" { DIR[0] DIR[0]~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.970 ns) 7.184 ns LIFTOR\[2\] 6 REG LCFF_X17_Y9_N27 31 " "Info: 6: + IC(0.889 ns) + CELL(0.970 ns) = 7.184 ns; Loc. = LCFF_X17_Y9_N27; Fanout = 31; REG Node = 'LIFTOR\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.859 ns" { DIR[0]~clkctrl LIFTOR[2] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.624 ns) 9.476 ns Add1~137 7 COMB LCCOMB_X19_Y11_N14 3 " "Info: 7: + IC(1.668 ns) + CELL(0.624 ns) = 9.476 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 3; COMB Node = 'Add1~137'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.292 ns" { LIFTOR[2] Add1~137 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 10.234 ns P2~709 8 COMB LCCOMB_X19_Y11_N2 1 " "Info: 8: + IC(0.388 ns) + CELL(0.370 ns) = 10.234 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 1; COMB Node = 'P2~709'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.758 ns" { Add1~137 P2~709 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.624 ns) 11.222 ns P2~710 9 COMB LCCOMB_X19_Y11_N16 1 " "Info: 9: + IC(0.364 ns) + CELL(0.624 ns) = 11.222 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 1; COMB Node = 'P2~710'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.988 ns" { P2~709 P2~710 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 11.975 ns P2~711 10 COMB LCCOMB_X19_Y11_N10 4 " "Info: 10: + IC(0.383 ns) + CELL(0.370 ns) = 11.975 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 4; COMB Node = 'P2~711'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.753 ns" { P2~710 P2~711 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.366 ns) 13.468 ns P2~712 11 COMB LCCOMB_X18_Y8_N0 20 " "Info: 11: + IC(1.127 ns) + CELL(0.366 ns) = 13.468 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.493 ns" { P2~711 P2~712 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.624 ns) 15.218 ns comb~721 12 COMB LCCOMB_X21_Y9_N10 1 " "Info: 12: + IC(1.126 ns) + CELL(0.624 ns) = 15.218 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 1; COMB Node = 'comb~721'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.750 ns" { P2~712 comb~721 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 15.784 ns UR\[16\] 13 REG LCCOMB_X21_Y9_N26 1 " "Info: 13: + IC(0.360 ns) + CELL(0.206 ns) = 15.784 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; REG Node = 'UR\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.566 ns" { comb~721 UR[16] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.246 ns ( 39.57 % ) " "Info: Total cell delay = 6.246 ns ( 39.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.538 ns ( 60.43 % ) " "Info: Total interconnect delay = 9.538 ns ( 60.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.784 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~721 UR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.784 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~721 UR[16] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns 1.668ns 0.388ns 0.364ns 0.383ns 1.127ns 1.126ns 0.360ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.970ns 0.624ns 0.370ns 0.624ns 0.370ns 0.366ns 0.624ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.567 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns UPIN 1 CLK PIN_92 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_92; Fanout = 4; CLK Node = 'UPIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { UPIN } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.206 ns) 3.448 ns P2~712 2 COMB LCCOMB_X18_Y8_N0 20 " "Info: 2: + IC(2.307 ns) + CELL(0.206 ns) = 3.448 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.513 ns" { UPIN P2~712 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.650 ns) 5.567 ns UR\[16\] 3 REG LCCOMB_X21_Y9_N26 1 " "Info: 3: + IC(1.469 ns) + CELL(0.650 ns) = 5.567 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; REG Node = 'UR\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.119 ns" { P2~712 UR[16] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯/Vhdl1.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.791 ns ( 32.17 % ) " "Info: Total cell delay = 1.791 ns ( 32.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.776 ns ( 67.83 % ) " "Info: Total interconnect delay = 3.776 ns ( 67.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.567 ns" { UPIN P2~712 UR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.567 ns" { UPIN UPIN~combout P2~712 UR[16] } { 0.000ns 0.000ns 2.307ns 1.469ns } { 0.000ns 0.935ns 0.206ns 0.650ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.784 ns" { CLKIN CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~721 UR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.784 ns" { CLKIN CLKIN~combout CLKIN~clk_delay_ctrl CLKIN~clkctrl DIR[0] DIR[0]~clkctrl LIFTOR[2] Add1~137 P2~709 P2~710 P2~711 P2~712 comb~721 UR[16] } { 0.000ns 0.000ns 0.048ns 0.000ns 0.876ns 2.309ns 0.889ns 1.668ns 0.388ns 0.364ns 0.383ns 1.127ns 1.126ns 0.360ns } { 0.000ns 0.935ns 0.187ns 0.000ns 0.970ns 0.000ns 0.970ns 0.624ns 0.370ns 0.624ns 0.370ns 0.366ns 0.624ns 0.206ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.567 ns" { UPIN P2~712 UR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.567 ns" { UPIN UPIN~combout P2~712 UR[16] } { 0.000ns 0.000ns 2.307ns 1.469ns } { 0.000ns 0.935ns 0.206ns 0.650ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 00:08:14 2006 " "Info: Processing ended: Sun Jan 01 00:08:14 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
