<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="robots" content="index, archive" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="description" content="Master x86/x64 memory addressing: immediate, register, direct, indirect, indexed, base+displacement, RIP-relative, LEA instruction, and effective address calculation." />
    <meta name="author" content="Wasil Zafar" />
    <meta name="keywords" content="x86 Addressing Modes, Memory Addressing, RIP-Relative, LEA Instruction, Effective Address, Base+Index, Displacement, Indirect Addressing" />
    <meta property="og:title" content="x86 Assembly Series Part 7: Memory Addressing Modes" />
    <meta property="og:description" content="Master all x86/x64 memory addressing modes including RIP-relative addressing for position-independent code." />
    <meta property="og:type" content="article" />
    <meta property="article:published_time" content="2026-02-06" />
    <meta property="article:author" content="Wasil Zafar" />
    <meta property="article:section" content="Technology" />
    
    <title>x86 Assembly Series Part 7: Memory Addressing Modes - Wasil Zafar</title>

    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/css/bootstrap.min.css" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" />
    <link href="https://fonts.googleapis.com/css2?family=DM+Sans:wght@400;500;600;700&family=Poppins:wght@300;400;500;600;700&display=swap" rel="stylesheet" />
    <link rel="stylesheet" href="../../../css/main.css" type="text/css" />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" id="prism-theme" />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/toolbar/prism-toolbar.min.css" />
    <link rel="apple-touch-icon" sizes="180x180" href="../../../images/favicon_io/apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="../../../images/favicon_io/favicon-32x32.png">
    <link rel="manifest" href="../../../images/favicon_io/site.webmanifest">

    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('consent', 'default', { 'ad_storage': 'denied', 'ad_user_data': 'denied', 'ad_personalization': 'denied', 'analytics_storage': 'denied', 'region': ['AT','BE','BG','HR','CY','CZ','DK','EE','FI','FR','DE','GR','HU','IE','IT','LV','LT','LU','MT','NL','PL','PT','RO','SK','SI','ES','SE'] });
        gtag('consent', 'default', { 'ad_storage': 'granted', 'ad_user_data': 'granted', 'ad_personalization': 'granted', 'analytics_storage': 'granted' });
    </script>
    <script>(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src='https://www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);})(window,document,'script','dataLayer','GTM-PBS8M2JR');</script>
</head>
<body>
    <noscript><iframe src="https://www.googletagmanager.com/ns.html?id=GTM-PBS8M2JR" height="0" width="0" style="display:none;visibility:hidden"></iframe></noscript>

    <nav class="navbar navbar-expand-lg navbar-dark bg-dark shadow-sm">
        <div class="container-fluid">
            <a class="navbar-brand fw-bold" href="/"><span class="gradient-text">Wasil Zafar</span></a>
            <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarNav"><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navbarNav">
                <ul class="navbar-nav ms-auto">
                    <li class="nav-item"><a class="nav-link" href="/">Home</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#about">About</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#skills">Skills</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#certifications">Certifications</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#interests">Interests</a></li>
                </ul>
            </div>
        </div>
    </nav>

    <section class="blog-hero">
        <div class="container py-5">
            <div class="blog-header">
                <a href="/pages/categories/technology.html" class="back-link"><i class="fas fa-arrow-left me-2"></i>Back to Technology</a>
                <h1 class="display-4 fw-bold mb-3">x86 Assembly Series Part 7: Memory Addressing Modes</h1>
                <div class="blog-meta">
                    <span><i class="fas fa-calendar me-2"></i>February 6, 2026</span>
                    <span><i class="fas fa-user me-2"></i>Wasil Zafar</span>
                    <span class="reading-time"><i class="fas fa-clock me-1"></i>28 min read</span>
                    <button onclick="window.print()" class="print-btn"><i class="fas fa-print"></i> Print</button>
                </div>
                <p class="lead">Master all x86/x64 memory addressing modes including immediate, register, direct, indirect, indexed, base+displacement, RIP-relative, and learn effective address calculation using LEA.</p>
            </div>
        </div>
    </section>

    <button class="toc-toggle-btn" onclick="openNav()" title="Table of Contents"><i class="fas fa-list"></i></button>

    <div id="tocSidenav" class="sidenav-toc">
        <div class="toc-header">
            <h3><i class="fas fa-list me-2"></i>Table of Contents</h3>
            <button class="closebtn" onclick="closeNav()">&times;</button>
        </div>
        <ol>
            <li><a href="#overview" onclick="closeNav()">Addressing Modes Overview</a></li>
            <li><a href="#immediate" onclick="closeNav()">Immediate Addressing</a></li>
            <li><a href="#register" onclick="closeNav()">Register Addressing</a></li>
            <li><a href="#direct" onclick="closeNav()">Direct Memory Addressing</a></li>
            <li><a href="#indirect" onclick="closeNav()">Indirect Addressing</a>
                <ul>
                    <li><a href="#base" onclick="closeNav()">Base Register</a></li>
                    <li><a href="#indexed" onclick="closeNav()">Indexed (Base+Index*Scale)</a></li>
                    <li><a href="#displacement" onclick="closeNav()">Base+Displacement</a></li>
                </ul>
            </li>
            <li><a href="#rip-relative" onclick="closeNav()">RIP-Relative Addressing</a></li>
            <li><a href="#lea" onclick="closeNav()">LEA Instruction</a></li>
            <li><a href="#effective-address" onclick="closeNav()">Effective Address Calculation</a></li>
        </ol>
    </div>
    <div id="tocOverlay" class="sidenav-overlay" onclick="closeNav()"></div>

    <section class="py-5">
        <div class="container">
            <div class="row">
                <div class="col-lg-8 mx-auto">

                <div id="overview" class="blog-content">
                    <h2><i class="fas fa-map-marker-alt me-2 text-teal"></i>Addressing Modes Overview</h2>
                    
                    <div class="highlight-box highlight-crimson">
                        <i class="fas fa-lightbulb me-2"></i>
                        <strong>Key Concept:</strong> Addressing modes determine how the CPU calculates the location of operands. x86 offers rich addressing capabilities that enable efficient array access, struct navigation, and position-independent code.
                    </div>

                    <div class="experiment-card">
                        <h4><i class="fas fa-map-signs me-2"></i>Complete Series Navigation</h4>
                        <div class="meta mb-2">
                            <span class="badge bg-teal me-2">25-Part Series</span>
                            <span class="badge bg-crimson">x86 Assembly Mastery</span>
                        </div>
                        <div class="content">
                            <p><strong>Foundation & Environment Setup</strong></p>
                            <ol start="0">
                                <li><a href="asm-part00-environment-setup.html">Development Environment, Tooling & Workflow</a></li>
                                <li><a href="asm-part01-fundamentals.html">Assembly Language Fundamentals & Toolchain Setup</a></li>
                                <li><a href="asm-part02-cpu-architecture.html">x86 CPU Architecture Overview</a></li>
                                <li><a href="asm-part03-registers.html">Registers – Complete Deep Dive</a></li>
                                <li><a href="asm-part04-instruction-encoding.html">Instruction Encoding & Binary Layout</a></li>
                            </ol>
                            <p class="mt-3"><strong>Assemblers, Syntax & Memory</strong></p>
                            <ol start="5">
                                <li><a href="asm-part05-nasm.html">NASM Syntax, Directives & Macros</a></li>
                                <li><a href="asm-part06-masm.html">Complete Assembler Comparison</a></li>
                                <li><strong>Memory Addressing Modes (This Guide)</strong></li>
                            </ol>
                            <p class="mt-3"><strong>Control Flow, Stack & Computation</strong></p>
                            <ol start="8">
                                <li><a href="asm-part08-stack-calling.html">Stack Internals & Calling Conventions</a></li>
                                <li><a href="asm-part09-control-flow.html">Control Flow & Procedures</a></li>
                                <li><a href="asm-part10-arithmetic.html">Integer, Bitwise & Arithmetic Operations</a></li>
                            </ol>
                            <p class="mt-3"><strong>Floating Point, SIMD & Performance</strong></p>
                            <ol start="11">
                                <li><a href="asm-part11-floating-point.html">Floating Point & SIMD Foundations</a></li>
                                <li><a href="asm-part12-simd.html">SIMD, Vectorization & Performance</a></li>
                            </ol>
                            <p class="mt-3"><strong>OS Interaction & Debugging</strong></p>
                            <ol start="13">
                                <li><a href="asm-part13-syscalls-interrupts.html">System Calls, Interrupts & Privilege Transitions</a></li>
                                <li><a href="asm-part14-debugging.html">Debugging & Reverse Engineering</a></li>
                                <li><a href="asm-part15-linking.html">Linking, Relocation & Loader Behavior</a></li>
                            </ol>
                            <p class="mt-3"><strong>Advanced Architecture & Interoperability</strong></p>
                            <ol start="16">
                                <li><a href="asm-part16-long-mode.html">x86-64 Long Mode & Advanced Features</a></li>
                                <li><a href="asm-part17-c-interop.html">Assembly + C/C++ Interoperability</a></li>
                                <li><a href="asm-part18-security.html">Memory Protection & Security Concepts</a></li>
                            </ol>
                            <p class="mt-3"><strong>Bare Metal, Kernel & Virtualization</strong></p>
                            <ol start="19">
                                <li><a href="asm-part19-bootloader.html">Bootloaders & Bare-Metal Programming</a></li>
                                <li><a href="asm-part20-kernel.html">Kernel-Level Assembly</a></li>
                                <li><a href="asm-part21-qemu.html">Complete Emulator & Simulator Guide</a></li>
                            </ol>
                            <p class="mt-3"><strong>CPU Microarchitecture & Optimization</strong></p>
                            <ol start="22">
                                <li><a href="asm-part22-optimization.html">Advanced Optimization & CPU Internals</a></li>
                            </ol>
                            <p class="mt-3"><strong>Real-World Application & Mastery</strong></p>
                            <ol start="23">
                                <li><a href="asm-part23-projects.html">Real-World Assembly Projects</a></li>
                                <li><a href="asm-part24-capstone.html">Assembly Mastery Capstone</a></li>
                            </ol>
                        </div>
                    </div>

                    <div class="experiment-card">
                        <div class="card-meta mb-2"><span class="badge bg-teal text-white">Formula</span></div>
                        <h4>General Effective Address Formula</h4>
                        <pre><code class="language-bash">Effective Address = Base + (Index × Scale) + Displacement

Where:
- Base: Any general-purpose register
- Index: Any GP register except RSP
- Scale: 1, 2, 4, or 8
- Displacement: 8, 16, or 32-bit signed constant</code></pre>
                    </div>
                </div>

                <div id="immediate" class="blog-content mt-5">
                    <h2><i class="fas fa-hashtag me-2 text-teal"></i>Immediate Addressing</h2>
                    
                    <pre><code class="language-nasm">mov rax, 42              ; Immediate value in instruction
mov rbx, 0xDEADBEEF      ; Hex immediate
add rcx, 100             ; Add immediate to register</code></pre>
                </div>

                <div id="register" class="blog-content mt-5">
                    <h2><i class="fas fa-microchip me-2 text-teal"></i>Register Addressing</h2>
                    
                    <pre><code class="language-nasm">mov rax, rbx             ; Register to register
add rcx, rdx             ; Both operands are registers
xor rax, rax             ; Clear register (common idiom)</code></pre>
                </div>

                <div id="direct" class="blog-content mt-5">
                    <h2><i class="fas fa-bullseye me-2 text-teal"></i>Direct Memory Addressing</h2>
                    
                    <p>Direct memory addressing uses a <strong>fixed address</strong> encoded directly in the instruction. Think of it like having a hardcoded street address—simple but inflexible.</p>
                    
                    <pre><code class="language-nasm">section .data
    my_var dq 42           ; 8-byte variable
    buffer times 64 db 0   ; 64-byte buffer

section .text
    ; Direct addressing (32-bit mode style)
    mov eax, [my_var]      ; Load from fixed address
    mov [buffer], bl       ; Store byte at buffer

    ; In 64-bit mode, this becomes RIP-relative!
    ; Assembler converts [my_var] to [rip + offset_to_my_var]</code></pre>
                    
                    <div class="highlight-box highlight-crimson">
                        <i class="fas fa-exclamation-triangle me-2"></i>
                        <strong>64-bit Gotcha:</strong> In x86-64, "direct" addressing to labels compiles to RIP-relative. True absolute addresses require <code>mov rax, QWORD [abs address]</code> or using a register as base.
                    </div>
                    
                    <h3>Real-World Use Case</h3>
                    <pre><code class="language-nasm">section .data
    ; Global configuration values
    debug_mode   db 1
    buffer_size  dq 4096
    error_count  dd 0

section .text
global _start
_start:
    ; Check debug flag
    cmp byte [debug_mode], 0
    je .no_debug
    ; ... debug output ...
.no_debug:

    ; Increment error counter
    inc dword [error_count]

    ; Exit
    mov rax, 60
    xor edi, edi
    syscall</code></pre>

                    <div class="highlight-box mt-3">
                        <h5><i class="fas fa-terminal me-2"></i>Save &amp; Compile: <code>direct_addressing.asm</code></h5>
                        <p><span class="badge bg-teal"><i class="fab fa-linux me-1"></i>Linux</span></p>
<pre><code class="language-bash">nasm -f elf64 direct_addressing.asm -o direct_addressing.o
ld direct_addressing.o -o direct_addressing
./direct_addressing</code></pre>
                        <p><span class="badge bg-navy"><i class="fab fa-apple me-1"></i>macOS</span> <small class="text-muted">(change <code>_start</code> → <code>_main</code>, use macOS syscall numbers)</small></p>
<pre><code class="language-bash">nasm -f macho64 direct_addressing.asm -o direct_addressing.o
ld -macos_version_min 10.13 -e _main -static direct_addressing.o -o direct_addressing</code></pre>
                        <p><span class="badge bg-crimson"><i class="fab fa-windows me-1"></i>Windows</span> <small class="text-muted">(use Win64 API instead of Linux syscalls)</small></p>
<pre><code class="language-bash">nasm -f win64 direct_addressing.asm -o direct_addressing.obj
link /subsystem:console /entry:_start direct_addressing.obj /out:direct_addressing.exe</code></pre>
                    </div>
                </div>

                <div id="indirect" class="blog-content mt-5">
                    <h2><i class="fas fa-directions me-2 text-teal"></i>Indirect Addressing</h2>
                    
                    <h3 id="base">Base Register Indirect</h3>
                    
                    <pre><code class="language-nasm">mov rax, [rbx]           ; Load from address in RBX
mov [rcx], rdx           ; Store RDX at address in RCX</code></pre>

                    <h3 id="indexed">Indexed Addressing (Base + Index × Scale)</h3>
                    
                    <pre><code class="language-nasm">; Array access: array[i] where element size = 8 bytes
mov rax, [rbx + rcx*8]   ; rbx = base, rcx = index, 8 = scale

; Common scales:
; *1 = byte array
; *2 = word array (int16)
; *4 = dword array (int32, float)
; *8 = qword array (int64, double, pointers)</code></pre>

                    <h3 id="displacement">Base + Displacement</h3>
                    
                    <p>Displacement is a constant offset added to the base—perfect for struct field access. It's like knowing "the kitchen is 20 feet from the front door."</p>
                    
                    <pre><code class="language-nasm">; C struct equivalent:
; struct Person {
;     char name[32];   ; offset 0
;     int age;         ; offset 32
;     double salary;   ; offset 36 (assume packed)
; };

; RBX points to struct Person
mov eax, [rbx + 32]       ; Load age field
mov [rbx + 36], xmm0      ; Store salary (as double)

; Stack local variables (negative displacement from RBP)
mov rax, [rbp - 8]        ; First local variable
mov [rbp - 16], rcx       ; Second local variable</code></pre>
                    
                    <h4>Complete Addressing Form</h4>
                    <p>The most general x86 addressing mode combines all elements:</p>
                    
                    <pre><code class="language-plaintext">Effective Address = Base + (Index × Scale) + Displacement

┌─────────────────────────────────────────────────────────┐
│ [base + index*scale + displacement]                    │
│                                                         │
│ Base:         RBX, RSI, RDI, R8-R15, RBP, RSP          │
│ Index:        RAX-RDI, R8-R15 (NOT RSP!)               │
│ Scale:        1, 2, 4, or 8                            │
│ Displacement: 8-bit or 32-bit signed constant          │
└─────────────────────────────────────────────────────────┘</code></pre>
                    
                    <div class="experiment-card">
                        <h4><i class="fas fa-flask me-2"></i>Exercise: 2D Array Access</h4>
                        <p>Access element <code>matrix[row][col]</code> in a 10×10 integer (4-byte) matrix:</p>
                        <pre><code class="language-nasm">section .bss
    matrix resd 100           ; 10x10 int array

section .text
    ; row in RCX, col in RDX
    ; address = matrix + (row * 10 + col) * 4
    
    lea rax, [rcx + rcx*4]    ; rax = row * 5
    lea rax, [rax*2]          ; rax = row * 10
    add rax, rdx              ; rax = row * 10 + col
    mov eax, [matrix + rax*4] ; Load matrix[row][col]</code></pre>
                    </div>
                </div>

                <div id="rip-relative" class="blog-content mt-5">
                    <h2><i class="fas fa-crosshairs me-2 text-teal"></i>RIP-Relative Addressing (x86-64)</h2>
                    
                    <div class="highlight-box">
                        <i class="fas fa-info-circle me-2"></i>
                        <strong>Position-Independent Code:</strong> In 64-bit mode, RIP-relative addressing is the default for accessing global data, enabling position-independent executables (PIE).
                    </div>
                    
                    <pre><code class="language-nasm">section .data
    global_var dq 12345

section .text
    mov rax, [rel global_var]    ; RIP-relative (explicit)
    mov rax, [global_var]        ; RIP-relative (default in x64)</code></pre>
                </div>

                <div id="lea" class="blog-content mt-5">
                    <h2><i class="fas fa-calculator me-2 text-teal"></i>LEA Instruction</h2>
                    
                    <p><strong>Load Effective Address</strong> computes an address but stores the <em>address itself</em>, not the memory contents. It's like getting directions to a restaurant instead of the food.</p>
                    
                    <div class="highlight-box">
                        <i class="fas fa-info-circle me-2"></i>
                        <strong>Key Insight:</strong> LEA doesn't access memory! It's a pure arithmetic operation that uses the address calculation hardware. This makes it perfect for fast multiply-add math.
                    </div>
                    
                    <h3>Address Calculation Use</h3>
                    <pre><code class="language-nasm">section .data
    array dq 10, 20, 30, 40, 50

section .text
    mov rcx, 3                      ; index = 3
    lea rax, [array + rcx*8]        ; rax = address of array[3]
    mov rbx, [rax]                  ; rbx = array[3] = 40

    ; Get address of struct field
    ; RDI points to struct, salary at offset 36
    lea rsi, [rdi + 36]             ; rsi = address of person->salary</code></pre>
                    
                    <h3>Arithmetic "Trick"</h3>
                    <p>LEA performs up to 2 adds and 1 shift in a single instruction—faster than separate operations:</p>
                    
                    <pre><code class="language-nasm">; Multiply by constants using LEA
lea rax, [rbx + rbx]              ; rax = rbx * 2
lea rax, [rbx + rbx*2]            ; rax = rbx * 3
lea rax, [rbx*4]                  ; rax = rbx * 4
lea rax, [rbx + rbx*4]            ; rax = rbx * 5
lea rax, [rbx + rbx*8]            ; rax = rbx * 9

; Add two registers plus constant (3-operand addition!)
lea rax, [rbx + rcx + 10]         ; rax = rbx + rcx + 10

; Combine for complex expressions
; rax = rbx * 5 + 7
lea rax, [rbx + rbx*4 + 7]</code></pre>
                    
                    <h3>LEA vs MOV Performance</h3>
                    <div class="table-responsive">
                        <table class="table table-bordered">
                            <thead class="table-dark">
                                <tr>
                                    <th>Task</th>
                                    <th>Using MOV/ADD/IMUL</th>
                                    <th>Using LEA</th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td>rax = rbx * 5</td>
                                    <td><code>imul rax, rbx, 5</code> (3 cycles)</td>
                                    <td><code>lea rax, [rbx+rbx*4]</code> (1 cycle)</td>
                                </tr>
                                <tr>
                                    <td>rax = rbx + rcx</td>
                                    <td><code>mov rax, rbx</code><br><code>add rax, rcx</code></td>
                                    <td><code>lea rax, [rbx+rcx]</code></td>
                                </tr>
                                <tr>
                                    <td>rax = rax + 1</td>
                                    <td><code>inc rax</code> (affects flags)</td>
                                    <td><code>lea rax, [rax+1]</code> (no flags)</td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    
                    <div class="highlight-box highlight-navy">
                        <i class="fas fa-lightbulb me-2"></i>
                        <strong>Pro Tip:</strong> Use LEA when you need the result without affecting FLAGS, or when combining operations. Compilers often use LEA for <code>x = a + b + constant</code> patterns.
                    </div>
                </div>

                <div id="effective-address" class="blog-content mt-5">
                    <h2><i class="fas fa-cogs me-2 text-teal"></i>Effective Address Calculation</h2>
                    
                    <p>When the CPU decodes a memory operand, dedicated <strong>Address Generation Units (AGUs)</strong> compute the effective address in parallel with other operations.</p>
                    
                    <h3>Hardware Pipeline</h3>
                    <pre><code class="language-plaintext">Instruction: mov rax, [rbx + rcx*4 + 16]

┌──────────────────────────────────────────────────────┐
│ 1. DECODE: Extract base=RBX, index=RCX, scale=4,    │
│            displacement=16                           │
├──────────────────────────────────────────────────────┤
│ 2. AGU CALCULATION:                                  │
│    ┌─────┐   ┌─────────┐   ┌────────────┐           │
│    │ RCX │──▶│ × 4     │──▶│            │           │
│    └─────┘   └─────────┘   │   ADDER    │──▶ EA     │
│    ┌─────┐                 │   CIRCUIT  │           │
│    │ RBX │────────────────▶│            │           │
│    └─────┘                 │            │           │
│    ┌─────┐                 │            │           │
│    │ 16  │────────────────▶│            │           │
│    └─────┘                 └────────────┘           │
├──────────────────────────────────────────────────────┤
│ 3. TLB LOOKUP: Virtual address → Physical address   │
├──────────────────────────────────────────────────────┤
│ 4. CACHE CHECK: L1 → L2 → L3 → RAM                  │
└──────────────────────────────────────────────────────┘</code></pre>
                    
                    <h3>AGU Latency Considerations</h3>
                    <div class="table-responsive">
                        <table class="table table-bordered">
                            <thead class="table-dark">
                                <tr>
                                    <th>Addressing Mode</th>
                                    <th>Typical AGU Latency</th>
                                    <th>Notes</th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><code>[reg]</code></td>
                                    <td>0-1 cycles</td>
                                    <td>Base only, fastest</td>
                                </tr>
                                <tr>
                                    <td><code>[reg + disp]</code></td>
                                    <td>0-1 cycles</td>
                                    <td>Simple addition</td>
                                </tr>
                                <tr>
                                    <td><code>[reg + reg*scale]</code></td>
                                    <td>1 cycle</td>
                                    <td>Requires SIB decode</td>
                                </tr>
                                <tr>
                                    <td><code>[reg + reg*scale + disp]</code></td>
                                    <td>1 cycle</td>
                                    <td>Full form</td>
                                </tr>
                                <tr>
                                    <td><code>[rip + disp32]</code></td>
                                    <td>1 cycle</td>
                                    <td>64-bit RIP-relative</td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    
                    <h3>Cache and Memory Hierarchy Impact</h3>
                    <pre><code class="language-plaintext">Memory Access Latency (approximate):

┌─────────────┬───────────────┬────────────────┐
│ Level       │ Latency       │ Typical Size   │
├─────────────┼───────────────┼────────────────┤
│ Register    │ 0 cycles      │ 16 × 64-bit    │
│ L1 Cache    │ 4-5 cycles    │ 32-64 KB       │
│ L2 Cache    │ 12-14 cycles  │ 256 KB - 1 MB  │
│ L3 Cache    │ 30-50 cycles  │ 8-32 MB        │
│ Main RAM    │ 100-300 cycles│ GBs           │
│ SSD         │ ~10,000 cycles│ TBs           │
└─────────────┴───────────────┴────────────────┘</code></pre>
                    
                    <div class="experiment-card">
                        <h4><i class="fas fa-flask me-2"></i>Exercise: Prefetch Optimization</h4>
                        <p>When processing large arrays, use explicit prefetch hints:</p>
                        <pre><code class="language-nasm">; Process array with prefetch
process_array:
    mov rcx, 1000           ; array length
    xor rsi, rsi            ; index = 0
.loop:
    ; Prefetch data 64 bytes ahead (next cache line)
    prefetcht0 [rdi + rsi + 64]
    
    ; Process current element
    mov rax, [rdi + rsi]
    ; ... operations on rax ...
    mov [rdi + rsi], rax
    
    add rsi, 8
    dec rcx
    jnz .loop
    ret</code></pre>
                        <p class="mt-2"><strong>Benchmark this</strong> with and without prefetch on arrays larger than L3 cache!</p>
                    </div>
                </div>

                <div class="blog-content mt-5">
                    <div class="related-posts">
                        <h3><i class="fas fa-book-reader me-2"></i>Continue the Series</h3>
                        <div class="related-post-item">
                            <h5 class="mb-2">Part 6: Complete Assembler Comparison</h5>
                            <p class="text-muted small mb-2">Compare MASM, NASM, and GAS for cross-platform development.</p>
                            <a href="asm-part06-masm.html" class="text-decoration-none">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                        </div>
                        <div class="related-post-item">
                            <h5 class="mb-2">Part 8: Stack Operations & Calling Conventions</h5>
                            <p class="text-muted small mb-2">Learn stack mechanics, System V ABI, and Windows x64 calling conventions.</p>
                            <a href="asm-part08-stack-calling.html" class="text-decoration-none">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                        </div>
                        <div class="related-post-item">
                            <h5 class="mb-2">Part 9: Control Flow Instructions</h5>
                            <p class="text-muted small mb-2">Master jumps, branches, loops, and conditional execution.</p>
                            <a href="asm-part09-control-flow.html" class="text-decoration-none">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                        </div>
                    </div>
                </div>

                </div>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer id="social-media" class="bg-dark text-light py-5">
        <div class="container py-5">
            <div class="row mb-4">
                <div class="col-lg-6 mb-4 mb-lg-0">
                    <h5 class="fw-bold mb-3">Let's Connect</h5>
                    <p class="text-light">
                        I'm always interested in sharing content about my interests on different topics. Read disclaimer and feel free to share further.
                    </p>
                </div>
                <div class="col-lg-6">
                    <h5 class="fw-bold mb-3">Follow Me</h5>
                    <div class="social-links d-flex gap-2 flex-wrap">
                        <a href="https://www.facebook.com/wasil.zafar/" target="_blank" class="social-icon" title="Facebook"><i class="fab fa-facebook-f"></i></a>
                        <a href="https://twitter.com/wasilzafar" target="_blank" class="social-icon" title="Twitter"><i class="fab fa-twitter"></i></a>
                        <a href="https://www.linkedin.com/in/wasilzafar" target="_blank" class="social-icon" title="LinkedIn"><i class="fab fa-linkedin-in"></i></a>
                        <a href="https://www.youtube.com/@wasilzafar" target="_blank" class="social-icon" title="YouTube"><i class="fab fa-youtube"></i></a>
                        <a href="https://www.instagram.com/itswzee/" target="_blank" class="social-icon" title="Instagram"><i class="fab fa-instagram"></i></a>
                        <a href="https://in.pinterest.com/wasilz/" target="_blank" class="social-icon" title="Pinterest"><i class="fab fa-pinterest-p"></i></a>
                        <a href="mailto:wasil.zafar@gmail.com" class="social-icon" title="Email"><i class="fas fa-envelope"></i></a>
                    </div>
                </div>
            </div>
            <hr class="bg-secondary">
            <div class="row mt-4">
                <div class="col-md-6">
                    <p class="small"><i class="fas fa-icons me-2"></i>Icons from <a href="https://www.flaticon.com/" target="_blank" class="text-light">Flaticon</a> &amp; <a href="https://fontawesome.com/" target="_blank" class="text-light">Font Awesome</a></p>
                    <p class="small mt-3">
                        <a href="/" class="text-light text-decoration-none">Home</a> | 
                        <a href="/disclaimer.html" class="text-light text-decoration-none">Disclaimer</a> | 
                        <a href="/privacy-policy.html" class="text-light text-decoration-none">Privacy Policy</a>
                    </p>
                </div>
                <div class="col-md-6 text-md-end">
                    <p class="small">Enjoying this content? ☕ <a href="https://buymeacoffee.com/itswzee" target="_blank" class="text-light" style="text-decoration: underline;">Keep me caffeinated</a> to keep the pixels flowing!</p>
                </div>
            </div>
        </div>
    </footer>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/js/bootstrap.bundle.min.js"></script>
    <button id="scrollToTop" class="scroll-to-top"><i class="fas fa-arrow-up"></i></button>
    <div id="categoryIndicator" class="category-indicator"></div>
    <script src="../../../js/cookie-consent.js"></script>
    <script src="../../../js/main.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-nasm.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-bash.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/toolbar/prism-toolbar.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/copy-to-clipboard/prism-copy-to-clipboard.min.js"></script>
</body>
</html>
