

================================================================
== Vivado HLS Report for 'insertion_sort'
================================================================
* Date:           Tue Jun 22 15:05:08 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        insertion_sort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  236|  6722|  237|  6723|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+--------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |  235|  6721|  5 ~ 143 |          -|          -|      47|    no    |
        | + Loop 1.1  |    3|   141|         3|          -|          -| 1 ~ 47 |    no    |
        +-------------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     45|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|     70|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     26|
|Register         |        -|      -|     101|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     167|    141|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+----+----+
    |               Instance               |               Module              | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------------------+-----------------------------------+---------+-------+----+----+
    |insertion_sort_fcmp_32ns_32ns_1_1_U0  |insertion_sort_fcmp_32ns_32ns_1_1  |        0|      0|  66|  70|
    +--------------------------------------+-----------------------------------+---------+-------+----+----+
    |Total                                 |                                   |        0|      0|  66|  70|
    +--------------------------------------+-----------------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_122_p2      |     +    |      0|  0|   6|           6|           1|
    |j_fu_96_p2         |     +    |      0|  0|   7|           7|           2|
    |tmp_10_fu_204_p2   |    and   |      0|  0|   1|           1|           1|
    |tmp_9_fu_198_p2    |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_86_p2  |   icmp   |      0|  0|   3|           6|           6|
    |notlhs1_fu_180_p2  |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_162_p2   |   icmp   |      0|  0|   3|           8|           2|
    |notrhs2_fu_186_p2  |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_168_p2   |   icmp   |      0|  0|   8|          23|           1|
    |tmp_fu_106_p2      |   icmp   |      0|  0|   3|           7|           1|
    |tmp_7_fu_174_p2    |    or    |      0|  0|   1|           1|           1|
    |tmp_8_fu_192_p2    |    or    |      0|  0|   1|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  45|          92|          20|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |A_address0     |   6|          3|    6|         18|
    |A_address1     |   6|          3|    6|         18|
    |ap_NS_fsm      |   1|          6|    1|          6|
    |i_reg_57       |   6|          2|    6|         12|
    |j_0_in_reg_69  |   7|          2|    7|         14|
    +---------------+----+-----------+-----+-----------+
    |Total          |  26|         16|   26|         68|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |A_addr_1_reg_231  |   6|   0|    6|          0|
    |A_addr_reg_226    |   6|   0|    6|          0|
    |A_load_1_reg_248  |  32|   0|   32|          0|
    |ap_CS_fsm         |   5|   0|    5|          0|
    |i_reg_57          |   6|   0|    6|          0|
    |j_0_in_reg_69     |   7|   0|    7|          0|
    |j_reg_218         |   7|   0|    7|          0|
    |temp_reg_241      |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 101|   0|  101|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | insertion_sort | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | insertion_sort | return value |
|ap_start    |  in |    1| ap_ctrl_hs | insertion_sort | return value |
|ap_done     | out |    1| ap_ctrl_hs | insertion_sort | return value |
|ap_idle     | out |    1| ap_ctrl_hs | insertion_sort | return value |
|ap_ready    | out |    1| ap_ctrl_hs | insertion_sort | return value |
|A_address0  | out |    6|  ap_memory |        A       |     array    |
|A_ce0       | out |    1|  ap_memory |        A       |     array    |
|A_we0       | out |    1|  ap_memory |        A       |     array    |
|A_d0        | out |   32|  ap_memory |        A       |     array    |
|A_q0        |  in |   32|  ap_memory |        A       |     array    |
|A_address1  | out |    6|  ap_memory |        A       |     array    |
|A_ce1       | out |    1|  ap_memory |        A       |     array    |
|A_we1       | out |    1|  ap_memory |        A       |     array    |
|A_d1        | out |   32|  ap_memory |        A       |     array    |
|A_q1        |  in |   32|  ap_memory |        A       |     array    |
+------------+-----+-----+------------+----------------+--------------+

