

================================================================
== Vitis HLS Report for 'exp_28_10_s'
================================================================
* Date:           Thu Nov  4 14:53:13 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.742 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    450|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   20|     894|    263|    -|
|Memory           |        5|    -|      13|      2|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    1246|    384|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   20|    2153|   1099|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    5|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+-----+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------+-----------------------+---------+----+-----+----+-----+
    |mul_44ns_42ns_86_3_1_U1255   |mul_44ns_42ns_86_3_1   |        0|   4|  214|  91|    0|
    |mul_50ns_48ns_98_5_1_U1256   |mul_50ns_48ns_98_5_1   |        0|   8|  340|  86|    0|
    |mul_50ns_50ns_100_5_1_U1257  |mul_50ns_50ns_100_5_1  |        0|   8|  340|  86|    0|
    +-----------------------------+-----------------------+---------+----+-----+----+-----+
    |Total                        |                       |        0|  20|  894| 263|    0|
    +-----------------------------+-----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U  |exp_28_10_s_exp_x_msb_1_table_V  |        2|  0|   0|    0|   256|   50|     1|        12800|
    |f_x_msb_2_table_V_U    |exp_28_10_s_f_x_msb_2_table_V    |        2|  0|   0|    0|   256|   46|     1|        11776|
    |f_x_msb_3_table_V_U    |exp_28_10_s_f_x_msb_3_table_V    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |f_x_msb_4_h_table_V_U  |exp_28_10_s_f_x_msb_4_h_table_V  |        0|  6|   1|    0|     8|    6|     1|           48|
    |f_x_msb_4_l_table_V_U  |exp_28_10_s_f_x_msb_4_l_table_V  |        0|  7|   1|    0|     8|    7|     1|           56|
    +-----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                 |        5| 13|   2|    0|   560|  141|     5|        25704|
    +-----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln712_fu_489_p2                |         +|   0|  0|  50|          43|          43|
    |exp_x_msb_3_4_lsb_m_1_V_fu_499_p2  |         +|   0|  0|  55|          48|          48|
    |ret_V_3_fu_522_p2                  |         +|   0|  0|  16|           9|           9|
    |ret_V_4_fu_583_p2                  |         +|   0|  0|  56|          56|          56|
    |ret_V_fu_592_p2                    |         +|   0|  0|  56|          56|          56|
    |y_l_V_fu_646_p2                    |         +|   0|  0|  57|          50|          50|
    |and_ln300_fu_339_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln1549_fu_333_p2              |      icmp|   0|  0|  16|          23|          20|
    |icmp_ln1551_fu_327_p2              |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln533_1_fu_715_p2             |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln533_fu_699_p2               |      icmp|   0|  0|   8|           3|           1|
    |overf_1_fu_683_p2                  |      icmp|   0|  0|   8|           2|           1|
    |or_ln300_1_fu_404_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_2_fu_410_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_3_fu_416_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_4_fu_661_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_fu_398_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln533_1_fu_740_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_2_fu_746_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_fu_735_p2                 |        or|   0|  0|   2|           1|           1|
    |overf_2_fu_751_p2                  |        or|   0|  0|   2|           1|           1|
    |ap_return                          |    select|   0|  0|  27|           1|          27|
    |select_ln640_fu_635_p3             |    select|   0|  0|   2|           1|           2|
    |y_V_2_fu_665_p3                    |    select|   0|  0|  46|           1|          46|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |overf_fu_265_p2                    |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_2_fu_279_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_3_fu_293_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_4_fu_307_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_fu_321_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln288_fu_630_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 450|         322|         383|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_910                |  50|   0|   50|          0|
    |exp_x_msb_2_3_4_lsb_m_1_V_reg_905    |  50|   0|   50|          0|
    |exp_x_msb_3_4_lsb_m_1_V_reg_867      |  48|   0|   48|          0|
    |f_x_msb_3_V_reg_836                  |  32|   0|   32|          0|
    |f_x_msb_4_h_V_reg_826                |   6|   0|    6|          0|
    |f_x_msb_4_l_V_reg_831                |   7|   0|    7|          0|
    |icmp_ln533_1_reg_948                 |   1|   0|    1|          0|
    |icmp_ln533_reg_943                   |   1|   0|    1|          0|
    |or_ln300_1_reg_816                   |   1|   0|    1|          0|
    |or_ln300_3_reg_821                   |   1|   0|    1|          0|
    |overf_1_reg_938                      |   1|   0|    1|          0|
    |p_Result_5_reg_842                   |  15|   0|   42|         27|
    |p_Result_s_reg_779                   |   7|   0|    7|          0|
    |ret_V_3_reg_873                      |   9|   0|    9|          0|
    |tmp_16_reg_784                       |   8|   0|    8|          0|
    |tmp_17_reg_790                       |   5|   0|    5|          0|
    |tmp_reg_773                          |   1|   0|    1|          0|
    |trunc_ln1245_1_reg_895               |  46|   0|   46|          0|
    |trunc_ln640_1_reg_796                |   2|   0|    2|          0|
    |trunc_ln640_1_reg_796_pp0_iter1_reg  |   2|   0|    2|          0|
    |trunc_ln640_2_reg_879                |  41|   0|   41|          0|
    |trunc_ln712_2_reg_926                |  48|   0|   48|          0|
    |trunc_ln_reg_857                     |  31|   0|   31|          0|
    |y_V_2_reg_931                        |  46|   0|   46|          0|
    |exp_x_msb_1_V_reg_910                |  64|  32|   50|          0|
    |exp_x_msb_3_4_lsb_m_1_V_reg_867      |  64|  32|   48|          0|
    |f_x_msb_3_V_reg_836                  |  64|  32|   32|          0|
    |or_ln300_1_reg_816                   |  64|  32|    1|          0|
    |or_ln300_3_reg_821                   |  64|  32|    1|          0|
    |p_Result_5_reg_842                   |  64|  32|   42|         27|
    |p_Result_s_reg_779                   |  64|  32|    7|          0|
    |ret_V_3_reg_873                      |  64|  32|    9|          0|
    |tmp_16_reg_784                       |  64|  32|    8|          0|
    |tmp_17_reg_790                       |  64|  32|    5|          0|
    |tmp_reg_773                          |  64|  32|    1|          0|
    |trunc_ln640_2_reg_879                |  64|  32|   41|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1246| 384|  750|         54|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_return  |  out|   28|  ap_ctrl_hs|   exp<28, 10>|  return value|
|x          |   in|   28|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

