INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'mattia' on host 'mattia' (Linux_x86_64 version 6.5.0-26-generic) on Sun Apr 14 18:08:09 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/mattia/uni/tesi/fpga'
Sourcing Tcl script '/home/mattia/uni/tesi/fpga/risc_v/zedboard/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/mattia/uni/tesi/fpga/risc_v/zedboard/csim.tcl
INFO: [HLS 200-1510] Running: open_project risc_v 
INFO: [HLS 200-10] Opening project '/home/mattia/uni/tesi/fpga/risc_v'.
INFO: [HLS 200-1510] Running: add_files ../src/c_files/libcpu.c 
INFO: [HLS 200-10] Adding design file '../src/c_files/libcpu.c' to the project
INFO: [HLS 200-1510] Running: add_files ../src/h_files/libcpu.h 
INFO: [HLS 200-10] Adding design file '../src/h_files/libcpu.h' to the project
INFO: [HLS 200-1510] Running: add_files ../src/c_files/libmem.c 
INFO: [HLS 200-10] Adding design file '../src/c_files/libmem.c' to the project
INFO: [HLS 200-1510] Running: add_files ../src/h_files/libmem.h 
INFO: [HLS 200-10] Adding design file '../src/h_files/libmem.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../src/main.c 
INFO: [HLS 200-10] Adding test bench file '../src/main.c' to the project
INFO: [HLS 200-1510] Running: open_solution zedboard -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/mattia/uni/tesi/fpga/risc_v/zedboard'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling(apcc) ../../../../../src/c_files/libcpu.c in debug mode
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'mattia' on host 'mattia' (Linux_x86_64 version 6.5.0-26-generic) on Sun Apr 14 18:08:11 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/mattia/uni/tesi/fpga/risc_v/zedboard/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_mattia/123281713110891920906
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 1.68 seconds. Total CPU system time: 0.17 seconds. Total elapsed time: 1.71 seconds; peak allocated memory: 99.023 MB.
   Compiling(apcc) ../../../../../src/c_files/libmem.c in debug mode
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'mattia' on host 'mattia' (Linux_x86_64 version 6.5.0-26-generic) on Sun Apr 14 18:08:14 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/mattia/uni/tesi/fpga/risc_v/zedboard/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_mattia/123901713110894670975
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 1.6 seconds. Total CPU system time: 0.18 seconds. Total elapsed time: 1.63 seconds; peak allocated memory: 99.020 MB.
   Generating csim.exe
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.45 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.69 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6.67 seconds. Total CPU system time: 0.7 seconds. Total elapsed time: 6.88 seconds; peak allocated memory: 200.664 MB.
