Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat May 21 18:24:36 2022
| Host         : mshrimp running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file PCFG_TOP_control_sets_placed.rpt
| Design       : PCFG_TOP
| Device       : xc7s75
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1006 |          248 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |              97 |           29 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |             125 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                                                                                                       Enable Signal                                                                                                      |                                                         Set/Reset Signal                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  m_debug_header_OBUF_BUFG[0] | OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/pe_cnt/end_rank                                                                                                                  | OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/process_state_s                         |                1 |              1 |         1.00 |
| ~m_debug_header_OBUF_BUFG[0] |                                                                                                                                                                                                                          |                                                                                                                                 |                3 |              3 |         1.00 |
|  clk_gen/CNT0/s_wr           |                                                                                                                                                                                                                          | ADDR_LATCH/m_reset                                                                                                              |                1 |              4 |         4.00 |
|  m_debug_header_OBUF_BUFG[0] | OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/pe_cnt/process_state_s_reg                                                                                                       | OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/process_state_s                         |                1 |              4 |         4.00 |
|  m_debug_header_OBUF_BUFG[0] | OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/processing_state/ce_pedelay                                                                                                      |                                                                                                                                 |                3 |              7 |         2.33 |
|  clk_gen/CNT0/s_wr           | clk_gen/CNT0/s_REG[7]_i_1_n_0                                                                                                                                                                                            | ADDR_LATCH/m_reset                                                                                                              |                2 |              8 |         4.00 |
|  clk_gen/CNT0/s_wr           | clk_gen/CNT0/s_REG[15]_i_1_n_0                                                                                                                                                                                           | ADDR_LATCH/m_reset                                                                                                              |                2 |              8 |         4.00 |
|  m_debug_header_OBUF_BUFG[0] | OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int                                                                                                                                            |                                                                                                                                 |                4 |              8 |         2.00 |
|  m_debug_header_OBUF_BUFG[0] | clk_gen/s_data                                                                                                                                                                                                           | ADDR_LATCH/m_reset                                                                                                              |                3 |              8 |         2.67 |
|  m_debug_header_OBUF_BUFG[0] | main_ctrl/Q[3]                                                                                                                                                                                                           |                                                                                                                                 |                1 |              8 |         8.00 |
|  m_debug_header_OBUF_BUFG[0] | ADDR_LATCH/en_latch                                                                                                                                                                                                      |                                                                                                                                 |                4 |              8 |         2.00 |
|  m_debug_header_OBUF_BUFG[0] | OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/full0                                                                                                                                                       |                                                                                                                                 |                1 |              8 |         8.00 |
|  m_debug_header_OBUF_BUFG[0] | OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/processing_state/ORS_reg_0                                                                                                       | OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg_0                 |                3 |              9 |         3.00 |
|  m_debug_header_OBUF_BUFG[0] |                                                                                                                                                                                                                          | ADDR_LATCH/m_reset                                                                                                              |                3 |              9 |         3.00 |
|  m_debug_header_OBUF_BUFG[0] | main_ctrl/len_latch/E[0]                                                                                                                                                                                                 | ADDR_LATCH/reset0                                                                                                               |                5 |              9 |         1.80 |
|  m_debug_header_OBUF_BUFG[0] |                                                                                                                                                                                                                          | OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/has_unloading.unloading_state/ORS_reg_1 |                2 |             10 |         5.00 |
|  m_debug_header_OBUF_BUFG[0] | OPTMODE_CTRL/SQRT_DELAY/E[0]                                                                                                                                                                                             | ADDR_LATCH/reg_reg[0][0]                                                                                                        |                6 |             11 |         1.83 |
|  m_debug_header_OBUF[1]      | OPTRAM_CTRL/E[0]                                                                                                                                                                                                         | ADDR_LATCH/s_hot_reg[8][0]                                                                                                      |                2 |             11 |         5.50 |
|  m_debug_header_OBUF[1]      | main_ctrl/len_latch/s_hot_reg[4][0]                                                                                                                                                                                      | ADDR_LATCH/s_hot_reg[4][0]                                                                                                      |                3 |             11 |         3.67 |
|  m_debug_header_OBUF_BUFG[0] | OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg_0                                                                                                          |                                                                                                                                 |                4 |             11 |         2.75 |
|  m_debug_header_OBUF_BUFG[0] | OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/has_unloading.unloading_state/ORS_reg_0                                                                                          |                                                                                                                                 |                4 |             11 |         2.75 |
|  m_debug_header_OBUF_BUFG[0] | PCRAM_CTRL/counter/w_fall_reg[0]                                                                                                                                                                                         | ADDR_LATCH/latched_input_reg[0]_0[0]                                                                                            |                4 |             11 |         2.75 |
|  m_debug_header_OBUF_BUFG[0] | main_ctrl/r_fall_reg_0[0]                                                                                                                                                                                                | ADDR_LATCH/s_hot_reg[6][0]                                                                                                      |                3 |             11 |         3.67 |
|  m_debug_header_OBUF_BUFG[0] | PCRAM_CTRL/counter/E[0]                                                                                                                                                                                                  | ADDR_LATCH/SR[0]                                                                                                                |                3 |             11 |         3.67 |
| ~m_debug_header_OBUF_BUFG[0] | ADDR_LATCH/s_mode_reg[0]                                                                                                                                                                                                 | ADDR_LATCH/m_reset                                                                                                              |                7 |             13 |         1.86 |
| ~m_debug_header_OBUF_BUFG[0] | clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0                                                                                                                                                                                        | ADDR_LATCH/m_reset                                                                                                              |                6 |             15 |         2.50 |
| ~m_debug_header_OBUF_BUFG[0] | ADDR_LATCH/s_CNT20                                                                                                                                                                                                       | ADDR_LATCH/m_reset                                                                                                              |                4 |             16 |         4.00 |
|  m_debug_header_OBUF[1]      |                                                                                                                                                                                                                          |                                                                                                                                 |                5 |             19 |         3.80 |
|  m_debug_header_OBUF_BUFG[0] | OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/gen_output_regs.output_regs/q[0] |                                                                                                                                 |                8 |             36 |         4.50 |
|  m_debug_header_OBUF_BUFG[0] |                                                                                                                                                                                                                          |                                                                                                                                 |              240 |           1088 |         4.53 |
+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


