// Seed: 1648089466
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_10 = (~1);
endmodule
module module_1 #(
    parameter id_12 = 32'd84,
    parameter id_7  = 32'd58
) (
    input supply1 id_0,
    output wand id_1,
    output wor id_2,
    input uwire id_3,
    output tri0 id_4,
    input wand id_5,
    output wire id_6,
    input supply0 _id_7,
    output wand id_8,
    output wire id_9
);
  logic [7:0] id_11;
  always disable _id_12;
  assign id_11[id_12] = id_7;
  wire id_13, id_14, id_15;
  wire [id_7 : 1] id_16;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_14,
      id_14,
      id_15,
      id_13,
      id_15,
      id_15,
      id_13
  );
endmodule
